Vendor: TTTech Computertechnik AG Category: System Controller

Wrapper IP building blocks for ES1 IP

Contact Provider Request Datasheet

Key features

  • GMII 2 RGMII/SGMII adapter: PHYs and SFPs; built-in MDIO / I2C controller for -PHY
  • Memory protection for high integrity/availability systems: SEC/DED protection of TTE End System Core Memories; built-in self-test of memories; memory scrubbing
  • TTE end system core streaming adapter: Allows interfacing TTE-ES core from user application via packet interface (AXI-S)
  • TTE end system core DMA engine: Support for high latency buses like PCIe while reaching line (1Gbps) throughputs. Customization for any PCIe HARD IP is possible; variant of DMA for SoC use (AMBA interfacing)

Benefits

  • Capacity: 2 channels (100/1000 Mbps selectable)

Applications

  • Allows efficient integration of ES1 IP to various systems

Specifications

Identity

Part Number
ES-W IP
Vendor
TTTech Computertechnik AG
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

TTTech Computertechnik AG
HQ: Austria
TTTech Computertechnik AG, TTControl GmbH, TTTech Auto AG and TTTech Industrial Automation AG are globally oriented high-tech companies that operate under the umbrella of the TTTech Group. With its real-time networking platforms and safety controls, TTTech Group’s solutions improve the safety and reliability of electronic systems in the industrial and transportation sectors and help to make the Internet of Things and automated driving a reality. The companies offer products and services based on highly innovative software technology combined with a deep understanding of digital transformation in key verticals.
Contact TTTech Computertechnik AG

Learn more about System Controller IP core

Cortex-M And Classical Series ARM Architecture Comparisons

ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.

DDR2 Signal Integrity

This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).

Extreme partitioning

Small changes in the initial design of a complex embedded system can often have an unpredictable outcome and have a significant impact on the final system performance

Frequently asked questions about system controller IP cores

What is Wrapper IP building blocks for ES1 IP?

Wrapper IP building blocks for ES1 IP is a System Controller IP core from TTTech Computertechnik AG listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP