Vendor: Comcores Category: System Controller

Centralised Network Configurator

Software solution targeting the configuration of Ethernet switches and endpoints in TSN networks Centralized Network Configurator…

Overview

Software solution targeting the configuration of Ethernet switches and endpoints in TSN networks

Centralized Network Configurator or CNC is a component used in Time Sensitive Networking (TSN) networks. The CNC monitors data streams while coordinating and managing network configuration. The CNC is based on the stream reservation protocol (802.1 Qcc) to optimize the efficient use of network resources and provide Quality of Service (QoS).

The software component of the CNC can give solutions for complex tasks such as Topology selection, Traffic type assignment, Routing, Scheduling and Bandwidth allocation.

The Comcores CNC targets TSN nodes such as endpoints and switches. It receives stream requests, collects the capabilities of the network entities, calculates the optimal configuration, and applies the configuration to the network entities.

Comcores CNC is demonstrated on a Raspberry Pi model B revision 1.2 and the machine hosting CNC must support a Linux operating system. Comcores CNC is a software solution suitable targeting the configuration of Ethernet switches and endpoints in TSN networks.

Key features

Delivers Performance

  • Support for both dynamic and incremental client-based stream planning
  • CNC Planning features based on different user-defined constraints, such as:
  • End-to-end latency
  • Incremental planning mode enables the addition of new data streams without affecting existing scheduled data streams
  • Netconf/YANG model-based deployment
  • Standardized Netconf 1.1 client interface towards TSN devices, and Netconf 1.1 server interface towards CUC

Feature Rich

  • Target device types: TSN switches, endpoints or switched endpoints that support the following derived YANG models:
    • Frame Premption – IEEE 802.1Qbu
    • Credit Based Shaper – IEEE 802.1Qav
    • Time Aware Scheduler – IEEE 802.1Qbv
    • Traffic Filtering and Policing – IEEE 802.1Qcicheduled Traffic – IEEE 802.1Qcw
  • Time Synchronization – IEEE 802.1ASdn
  • Bridges and Bridged Networks – IEEE 802.1Qcp
    • VLAN and MAC services
  • UNI compliant stream requests – IEEE 802.1Qdj
    • Provisioning request (eg. Centralized User Configurator – CUC)
  • Link Layer Discovery Protocol – IEEE 802.1ABcu
  • Network discovery based on a standardized topology file input

Block Diagram

What’s Included?

  • The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note
  • Simulation Environment, including Simple Testbed, Test case and Test Script
  • Programming Register Specification
  • Timing Constraints in Synopsys SDC format
  • Access to support system and direct support from Comcores Engineers
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

Specifications

Identity

Part Number
CNC
Vendor
Comcores
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Comcores
HQ: Denmark
Comcores is a market leader in the development of state-of-the-art IP-cores for communication systems. The company is a leading provider of digital components for high-speed digital connectivity between wireless communication network components as well as radio functionality in existing and next-generation mobile infrastructure networks. Comcores offers leading IP cores solutions, expertise in research and development as well as custom design solutions.

Learn more about System Controller IP core

Cortex-M And Classical Series ARM Architecture Comparisons

ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.

DDR2 Signal Integrity

This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).

Extreme partitioning

Small changes in the initial design of a complex embedded system can often have an unpredictable outcome and have a significant impact on the final system performance

Frequently asked questions about system controller IP cores

What is Centralised Network Configurator?

Centralised Network Configurator is a System Controller IP core from Comcores listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP