Vendor: Canova Tech Srl Category: Single-Protocol PHY

USB Power Delivery 3.1 Physical Layer

CT20602 is a USB Power Delivery 3.1 Physical Layer.

Contact Provider Request Datasheet
USB 3.1 View all specifications

Overview

CT20602 is a complete USB Power Delivery 3.1 Physical Layer.
It also implements that part of the USB Power Delivery 3.1 Protocol Layer which is defined in the Type-C Port Controller specification, to simplify the integration with the Power Delivery Host Controller.

The Analog Front-End implements the slew-rate controlled transmitter block, the receiver block (fully compatible with the entire directives for line noise and cable DC offset and transients) and the Fast Role Swap transceiver.

The digital section of the PHY:

  • Formats and sends messages,
  • Formats and sends signals
  • Receives and validates messages
  • Receives signals
  • detects incoming HardReset or CableReset signals
  • Grants the inter-frame gap
  • Supports SOP, SOP’ and SOP” and messages
  • Supports BMC BIST modes
  • Receive and Send Fast Role Swap signal

CT20602 interfaces with the Host by means of a set of standardized registers which buffers USB-PD data packets and provides commands to control operations.

Key features

  • USB Power Delivery 3.1-certified
  • Auto GOOD-CRC and Auto Retry
  • Configurable Dual-Role, Source or Sink only
  • Includes Fast-Role Swap Transceiver
  • Dedicated Registers-sets and/or TCPC compliant
  • Low Power
  • No external components
  • Voltage and current references, test infrastructures, included

Block Diagram

CT20602 block diagram

Applications

  • USB-PD Interface
  • Active Cables

Specifications

Identity

Part Number
CT20602
Vendor
Canova Tech Srl
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 3.1

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Canova Tech Srl
HQ: Italy
Based in Padova, Italy, Canova Tech has been providing Standards and Custom IP plus Design Services for full IC Integration, to a global client base of tier-one companies since 2005. Our Engineers attend and contribute to several Standards, including IEEE 802.3 initiatives, OPEN Alliance and USB IF. We understand and implement Customer requirements from concept definition down to transfer to production. Our Customers benefit directly from our insight into the market direction through our fundamental values, Technology Innovation, State of the Art mixed-signal Design Methodology and the Quality of Deliverables.
Contact Canova Tech Srl

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB Power Delivery 3.1 Physical Layer?

USB Power Delivery 3.1 Physical Layer is a Single-Protocol PHY IP core from Canova Tech Srl listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP