Vendor: Siliconally GmbH Category: Single-Protocol PHY

DualPHY 100/1000BASE-T1 22FDX

The DualPHY 100/1000BASE-T1 22FDX is the most favorable IP for our customers.

GlobalFoundries 22nm FDX Silicon Proven View all specifications

Overview

The DualPHY 100/1000BASE-T1 22FDX is the most favorable IP for our customers. It supports both 100 and 1000 MBit/s bandwidth and is capable of 100/1000BASE-T1 mode autonegotiation with the communication partner.

The safe communication technology capabilities are always delivered one model year later than in the lead solution.

Dual PHYs implement two media dependent interface with different capabilities or qualities and one media independent interface realizing solely physical layer communication.

Key features

  • Capabilities
  • Open Alliance TC10 Sleep/Wake
    • Wake-on-LAN
    • Debug Support
    • OAM Signalling
  • Qualities
    • EMC Compliant
    • 200 mW Typical Power Consumption
    • < 1.3 mm² Macro Size in 22FDX Technology
  • Interfaces
    • MII/GMII Interface
    • APB Interface
    • IEEE 1500 Interface
  • Compliance
    • Automotive Grade 1 Design Rules

Applications

  • System-on-Chip products for automotive and industrial single-pair-ethernet (SPE) applications.

What’s Included?

  • Verilog simulation models
  • .lib/.db timing and power models (NLDM)
  • .lef layout abstract views
  • Milkyway database
  • GDSII files
  • LVS netlist
  • Documentation

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 22nm FDX Silicon Proven

Specifications

Identity

Part Number
DualPHY 100/1000BASE-T1 22FDX
Vendor
Siliconally GmbH
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Siliconally GmbH
HQ: Germany
Siliconally is an independent silicon IP provider. We combine long term experience in automotive as well as silicon development with agile development methodology. We provide ultra-low power and functional safe automotive grade wired connectivity technology. Our technology can be easliy integrated in custom SoC solutions.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is DualPHY 100/1000BASE-T1 22FDX?

DualPHY 100/1000BASE-T1 22FDX is a Single-Protocol PHY IP core from Siliconally GmbH listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP