Vendor: Global UniChip Corp. (GUC) Category: Analog Front End

TSMC CLN12FFC 16Gsps Analog Front-End

IGAAFEV03A is a high speed analog front-end circuit for 5GNR application which supports 4T4R.

TSMC 12nm FFC Pre-Silicon View all specifications

Overview

IGAAFEV03A is a high speed analog front-end circuit for 5GNR application which supports 4T4R. IGAAFEV03A contains five 12 bit 16 Gs/s SAR ADCs, four 12 bit 16 GHz DACs and one 16 GHz PLL. IGAAFEV03A support I2C, JTAG, and APB 3-in-1 interface to handle configuration and functionality control for ADC, DAC, and PLL. Individual power down mode of each ADC, DAC, and PLL is built in for power consumption reduction.
IGAAFEV03A is designed and fabricated in TSMC 12 nm FF CMOS process.

Key features

  • TSMC 12 nm 0.8 V/1.8 V CMOS LOGIC FinFET Compact Process
  • Metal scheme: 1P9M (2Xa1Xd_h_3Xe_vhv_2Z) + UT-ALRDL
  • Operating junction temperature: -40 oC ~ 125 oC
  • Support 4T4R
  • 12 bit 16 Gsps ADC
  • 12 bit 16 Gsps DAC
  • 16 GHz PLL
  • Build in 16 GHz clock input bypass mode
  • SoC interface data rate: 1 GHz
  • Built-in pattern generator for DAC testing
  • Built-in SRAM, and down sample for ADC test
  • EHOST : APB, I2C, and JTAG register interface
  • 1.8 V/0.9 V analog supply voltage and 0.8 V digital supply voltage
  • Build in individual power down mode for each ADC, DAC, and PLL
  • Special layer and device type: High-R Resistor, ulvt, MOM cap, SRAM
  • IP GDS size: 1500 um (Width) x 8000 um (Height)

Files

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 12nm FFC Pre-Silicon

Specifications

Identity

Part Number
IGAAFEV03A
Vendor
Global UniChip Corp. (GUC)
Type
Silicon IP

Provider

Global UniChip Corp. (GUC)
HQ: Taiwan
GLOBAL UNICHIP CORP. (GUC) is a market leader in advanced ASIC (application-specific integrated circuit) services. Our comprehensive design services include ‘spec-in’ and SoC (System-on-Chip) integration, physical implementation, advanced packaging technologies, turn-key manufacturing, as well as cutting-edge technologies such as world-class HBM (high-bandwidth memory) and die-to-die interconnect IPs.

Learn more about Analog Front End IP core

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim

In this paper we present a methodology to model and verify a mixed-signal IP using SystemVerilog in Virtuoso and NCsim. We take our 12.5Gbps transmitter (TX) design as an example to explain the method we propose. This TX is designed to operate at programmable data rates from 1.25Gbps – 12.5Gbps and to support requirements of multiple serial protocols like USB, PCIe, and SATA. Interaction between AFE and Digital is key towards proper implementation of features like Feed Forward Equalization (FFE), programmable output swing and power management states.

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about Analog Front End IP cores

What is TSMC CLN12FFC 16Gsps Analog Front-End?

TSMC CLN12FFC 16Gsps Analog Front-End is a Analog Front End IP core from Global UniChip Corp. (GUC) listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.

How should engineers evaluate this Analog Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP