Vendor: V-Trans Microelectronics Category: Analog Front End

Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz

This macro is a triple-channel, 8/10-bits video analog front end (AFE) that incorporates all of the functions required to digitiz…

Contact Provider Request Datasheet

Overview

This macro is a triple-channel, 8/10-bits video analog front end (AFE) that incorporates all of the functions required to digitize High Definition YpbPr/YUV (component) video signals and RGB (red, green, blue) graphic signals from DVD players, VCRs, set-top boxes and personal computers.
It contains all the video and timing pre-processing circuits, offset control, gain control, bottom and midscale clamping, SOG slicer, VSYNC/HSYNC extractor, 32 phases clock shift control , internal or external clamp and coast signals generation, as well as an analog pixel clock PLL with optimized long term jitter <500ps.
This IP is fully programmable through 2 wires I2C interface.

Key features

  • Triple channel video 10bits digitizer 170Mhz
  • 0.5 to 1V analog input range
  • 3.3V/1.8V ±10% supply voltage, -40/+125°C
  • 1P6M layout structure based on 0.18um 1P6M 3.3V/1.8V generic logic process.
  • Analog PLL with 32 phases shift control
  • Adjustable bandwidth : 75, 150, 300, 500Mhz
  • Programmable Clamp and Coast generation
  • Area: [contact us]
  • Power consumption - (contact us) mW at 170MS/s; (*) mW at 205MS/s
  • Power down leakage current <1uA
  • Fully programmable through I2C interface
  • Antenna diodes on each digital input.
  • uses MIM capacitor

Benefits

  • low cost
  • very easy to integrate
  • full support
  • possible customization to match your needs

What’s Included?

  • Design Kit includes:
    • LEF view and abstract gdsII
    • Verilog HDL behavioral model
    • Liberty (.lib) timing constraints for typical, worse and best corner case
    • Full Datasheet /Application Note with integration guidelines document
    • Silicon characterization report when available
  • Tapeout kit includes the design kit plus plysical view:
    • gdsII
    • LVS netlist and report
    • DRC/ERC/ESD/ANT report

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
VT18HDVAFE
Vendor
V-Trans Microelectronics
Type
Silicon IP

Provider

V-Trans Microelectronics
HQ: CHINA
V-Trans provides a low cost solution with high performance mixed-signal IPs which are very easy to integrate into your SOC. Together, our US Silicon-Valley experience and local talents, combined with a cost effective operation in Shanghai, China, we provide you a full support and customization through tapeout.
Contact V-Trans Microelectronics

Learn more about Analog Front End IP core

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim

In this paper we present a methodology to model and verify a mixed-signal IP using SystemVerilog in Virtuoso and NCsim. We take our 12.5Gbps transmitter (TX) design as an example to explain the method we propose. This TX is designed to operate at programmable data rates from 1.25Gbps – 12.5Gbps and to support requirements of multiple serial protocols like USB, PCIe, and SATA. Interaction between AFE and Digital is key towards proper implementation of features like Feed Forward Equalization (FFE), programmable output swing and power management states.

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about Analog Front End IP cores

What is Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz?

Triple HD-video AFE digitizer - 10bits/170Mhz - 8bits/205Mhz is a Analog Front End IP core from V-Trans Microelectronics listed on Semi IP Hub.

How should engineers evaluate this Analog Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP