Application Specific Real-Time Microkernel in Hardware
This article demonstrates that a hardware based real-time kernel can keep or increase the performance of a monolithic structured real-time operating system, while improving system modularity.
Vendor:
SmartDV Technologies
Category:
Timers & Watchdogs
TIMER IIP
TIMER is used to generate delays, signals with timing characteristics and measure the time between signal edges, compatible with …
Overview
TIMER is used to generate delays, signals with timing characteristics and measure the time between signal edges, compatible with standard protocol of TIMER specification. Through its TIMER compatibility, it provides a simple interface to a wide range of low-cost devices. TIMER IIP is proven in FPGA environment.The host interface of the TIMER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
TIMER IIP is supported natively in Verilog and VHDL
Key features
- Supports 32 timers each of 32 bit.
- Supports up/down counting modes.
- Supports configurable counter width.
- Supports to count a maximum value of 32'hFFFFFFFF in Generate and Capture mode.
- Supports to count a maximum value of 64'hFFFFFFFFFFFFFFFF in Cascade mode.
- Supports to generate a pulse after an interval.
- Supports to generate a square waveform.
- Supports to capture a value on trigger event.
- Supports automatically reloading value.
- Supports to hold count value.
- Supports PWM mode.
- Supports for halting and resuming timer.
- Supports cascaded mode of operation.
- Supports enabling and disabling of interrupts.
- Fully synthesizable.
- Static synchronous design.
- Positive edge clocking and no internal tri-states.
- Scan test ready.
- Simple interface allows easy connection to microprocessor/microcontroller devices.
Block Diagram
Timer IIP block diagram
Benefits
- Single Site license option is provided to companies designing in a single site.
- Multi Sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
What’s Included?
- The TIMER interface is available in Source and netlist products.
- The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
- Easy to use Verilog Test Environment with Verilog Testcases.
- Lint, CDC, Synthesis, Simulation Scripts with waiver files.
- IP-XACT RDL generated address map.
- Firmware code and Linux driver package.
- Documentation contains User's Guide and Release notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
Timer IIP
Vendor
SmartDV Technologies
Type
Silicon IP
Provider
SmartDV Technologies
HQ:
India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Learn more about Timers & Watchdogs IP core
Multitasking operations require more hardware based RTOSes
Multitasking operations require more hardware based RTOSes
How to Ensure a Bug Free BootROM?
In this article, we outline the robust testing of BootROM by churning out best capabilities of three powerful platforms – SoC simulation, Hardware emulation, and EVB Validation.
SystemC: Key modeling concepts besides TLM to boost your simulation performance
Virtualization of SoC, ECUs and other electronic systems is used to explore (micro-)architectures at system level as well as to develop and verify software early in the design cycle.
Frequently asked questions about Timers & Watchdogs IP cores
What is TIMER IIP?
TIMER IIP is a Timers & Watchdogs IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Timers & Watchdogs?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Timers & Watchdogs IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.