Vendor: Alma Technologies Category: Hash / MAC

SHA-256 Secure Hash Function

The SHA256 IP core from Alma Technologies is a high performance implementation of the SHA-256 Message Digest algorithm, a one-way…

Overview

The SHA256 IP core from Alma Technologies is a high performance implementation of the SHA-256 Message Digest algorithm, a one-way hash function, compliant with FIPS 180-2.

The core is composed of two main units, the SHA256 Engine and the Padding Unit as shown in the block diagram. The SHA256 Engine applies the SHA256 loops on a single 512-bit message block, while the Padding Unit splits the input message into 512-bit blocks and performs the message padding on the last block of the message.

The processing of one 512-bit block is performed in 66 clock cycles and the bit-rate achieved is 7.75Mbps / MHz on the input of the SHA256 core.

The SHA256 core is equipped with easy to use fully stallable interfaces both for input and output. These are designed to permit the user's application to stop the data stream from the core when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.

Key features

  • Compliant to FIPS 180-2 specification of SHA-256.
  • Bit padding internally implemented.
  • Supports 2^64-1 bits maximum message length.
  • Supports input message length multiple of 8-bit.
  • Initial value of the chaining variables selected before synthesis.
  • 66 processing cycles per 512-bit message block.
  • User Programmable Initial Vector.
  • Fully stallable input and output interfaces, ideal for streaming applications.
  • Designed for Easy Integration
    • Optimum design for ASIC or FPGA implementations.
    • Comprehensive documentation and a complete verification environment, including a bit-accurate model.

Block Diagram

What’s Included?

  • Clear-text RTL sources for ASIC designs, or pre-synthesized and verified Netlist for FPGA and SoC devices
  • Release Notes, Design Specification and Integration Manual documents
  • Bit Accurate Model (BAM) and test vector generation binaries, including sample scripts
  • Pre-compiled RTL simulation model and gate-level simulation netlist for the FPGA Netlist license
  • Self-checking testbench environment sources, including sample BAM generated test cases
  • Simulation and sample Synthesis (for ASICs) or Place & Route (for FPGAs) scripts

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
SHA256
Vendor
Alma Technologies

Provider

Alma Technologies
HQ: Greece
Alma Technologies S.A. designs, markets, sells and supports its high-quality, innovative and feature-rich FPGA and ASIC semiconductor IP products since 2001. The company is solely an IP provider that plans and develops IP as a product, without marketing any custom design services or internal design reuses as IP cores. Alma Technologies is a self-funded and privately owned company. Alma Technologies applies a certified Quality Management System in line with the EN ISO 9001:2008 standard for the Scope of "Production, sales and technical support of semiconductor intellectual property cores". We focus on high product quality, innovation and complete customer satisfaction as key advantages over competition. Our products stand out for their engineering, being complete, easy-to-use and reliable solutions. World-class technical support and a long track record of proven designs by more than 250 licensees in over 20 countries provide our customers with excellent service and great value. Alma Technologies IP has been successfully used in a very broad range of applications which includes aerospace, automotive, consumer electronics, defense, industrial, medical and surveillance products. The users of our IP range from small startups to long established market leaders and Tier-1 semiconductor manufacturers.

Learn more about Hash / MAC IP core

The Challenge of Automotive Hardware Security Deployment

A complete reinvention of the automotive industry is currently underway. Autonomous driving, connected vehicles, and the electrification of the powertrain all represent a once-in-a-generation shift in the manufacturing process.

Embracing a More Secure Era with TLS 1.3

TLS 1.3 offers attractive speed and security improvement benefits that are hard to ignore. The handshake phase was sped up by removing one or more roundtrips (back and forth messaging between client and server) in TLS 1.3 – with “or more” meaning that for certain cases, roundtrips can be entirely eliminated (0-RTT).

Standardized PUF-based Solution for Device eID

In this column, after a background introduction, we will first discuss IEEE 802.1AR standard on secure device identity. Next, we’ll assert PUF is an enabling solution for the device eID. Third, we will discuss PUF related international standards. Fourth, we will present a short tutorial on PUFiot. Fifth, we will assert that PUFiot is an ideal Device eID with wide applications. Finally, we will draw a conclusion on the future trend of Device eID development.

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Security in vehicular systems

With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.

Frequently asked questions about Hash / MAC IP cores

What is SHA-256 Secure Hash Function?

SHA-256 Secure Hash Function is a Hash / MAC IP core from Alma Technologies listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP