Vendor: Xylon Category: GPU

Scalable 3D Graphics Accelerator

The logi3D graphics accelerator IP core is specifically designed for the new Xilinx Zynq-7000 All Programmable SoC.

Overview

The logi3D graphics accelerator IP core is specifically designed for the new Xilinx Zynq-7000 All Programmable SoC. Designers can add attractive 3D graphics, including advanced Graphical User Interfaces (GUI), to their Xilinx Zynq-7000 AP SoC design by combining the logi3D with their application specific IP cores in a plug-and-play manner. The IP core is designed to support the OpenGL ES 1.1. API*. Linux and Windows Embedded Compact 7 are the currently supported operating system, with support for Android planned for 4Q2012. Due to its AMBA AXI4 interface compliance the logi3D IP core can also be implemented on Xilinx 7 Series and other Xilinx FPGA families as a Graphics Processing Unit (GPU) in various ASSP plus FPGA combinations.

* Product is based on a published Khronos specification, and is expected to pass the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

Key features

  • Graphics accelerator IP core designed to support the OpenGL® ES 1.1 API*
  • Supports Xilinx® Zynq-7000 Ap SoC, 7 Series, Spartan®-6 and Virtex®-6
  • Conformant to the ARM® AMBA® AXI4 bus
  • FPGA resource-effective 3D acceleration
  • Fully embedded into Xilinx® XPS and the EDK
  • Linux adn WEC7 compatible; support for Android planned for 4Q2012
  • Free reference designs for Xilinx ZC702 development kit and the ZedBoard development kit from Avnet Electronics Marketing

Benefits

  • Enables development of graphics user interfaces (GUI) for Xilinx Zynq-7000 Ap SoC products which combines an industry standard ARM dual-core Cortex-A9 processing system with the programmable logic in the same chip. Plug-and-Play IP core with Xilinx implementation tools.
  • Free reference designs available.

What’s Included?

  • encrypted VHDL
  • documentation
  • reference Zynq designs
  • software library

Specifications

Identity

Part Number
logi3D
Vendor
Xylon
Type
Silicon IP

Video

3D graphics demos rendered by Xylon's logi3D Scalable 3D Graphics Accelerator IP core running on the Xilinx® ZC702 Evaluation Board. The logi3D is designed to support the OpenGL® ES 1.1 API and run on the Xilinx Zynq™-7000 EPP. Due to its ARM® AMBA® AXI4
3D graphics demos rendered by Xylon's logi3D Scalable 3D Graphics Accelerator IP core running on the Xilinx® ZC702 Evaluation Board. The logi3D is designed to support the OpenGL® ES 1.1 API and run on the Xilinx Zynq™-7000 EPP. Due to its ARM® AMBA® AXI4 compliance, the logi3D IP core can also be used with the Xilinx 7 Series and other FPGA families.

Files

Note: some files may require an NDA depending on provider policy.

Provider

Xylon
HQ: Croatia
Xylon is an electronic company focused on design of optimized IP cores for Xilinx FPGA devices, and design services that lower production costs and improve efficiency of electronics designers. The logicBRICKS™ IP core library enable customers to shorten development time, and keep them ahead of competition. The logicBRICKS IPs are supplied with a reach set of deliverables. All IPs have gone through exhaustive tests in production of electronic equipment, and have been in worldwide use for years. The logicBRICKS™ IPs can be fully evaluated on logiCRAFT evaluation/development platforms specially designed for multimedia applications. Xylon's expertise is recognized and valued by European, USA, and Asian customers from various markets. Xylon is ISO9001 certified company.

Learn more about GPU IP core

Tape-out Risk in the Age of Edge AI: The Case for GPU IP

A full SoC tape-out at 5nm approaches $400M in fully loaded, non-recurring engineering and mask costs. At 3nm, estimates push past $600M. Every IP block on that die is a commitment to a set of assumptions about what the silicon will need to do. In AI, those assumptions have a shorter shelf life than they used to.

What Does a GPU Have to Do With Automotive Security?

The automotive industry is undergoing the most significant transformation since the advent of electronics in cars. Vehicles are becoming software-defined, connected, AI-driven, and continuously updated. This evolution brings extraordinary new capability – but it also brings greater levels of cybersecurity and functional-safety risks.

How Alternate Geometry Processing Enables Better Multi-Core GPU Scaling

Scaling GPU performance across multiple cores sounds simple in theory: add more cores, get more performance. In practice, it’s one of the toughest challenges in graphics architecture. While some workloads scale well thanks to their independent nature, some workloads, especially geometry processing, introduce order dependencies that make linear performance scaling a tricky problem to solve for every GPU architecture in the industry.

Frequently asked questions about GPU IP cores

What is Scalable 3D Graphics Accelerator?

Scalable 3D Graphics Accelerator is a GPU IP core from Xylon listed on Semi IP Hub.

How should engineers evaluate this GPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP