Vendor: Aliathon Ltd Category: TDM Framer

PoS Framer

Aliathon’s Packet Over SONET/SDH (POS) Framer Core provides a flexible, resource-efficient, high-density programmable logic based…

Contact Provider Request Datasheet

Overview

Aliathon’s Packet Over SONET/SDH (POS) Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for POS interfacing. Running at up to 155.52MHz, it is capable of PoS frame processing for data streams up to 10Gbps.

Key features

  • Best-in-Class size and performance.
  • Multiple FPGA vendor support.
  • Available for the following SONET/SDH rates:
  • OC1/STM0, OC3/STM1, OC12/STM4, OC48/STM16, OC192/STM64
  • Processes data stream byte stuffing.
  • Generates flag characters for inter-frame gaps.
  • Inserts and detects CRC-16 and CRC-32.
  • Scrambles and descrambles the data stream using the X43+1 polynomial.
  • Indicates CRC, abort, alignment and framelength errors.
  • Ideal for FPGA-based systems processing POS over concatenated SONET/SDH.
  • Interfaces directly with SONET/SDH framer cores and bus interface cores (POS-PHY3).
  • Overhead and Defect processing including:
    • Frame Abort, CRC, Length Error Indicators.
    • Performance Monitoring Counters (CRC, Frame Abort).

Specifications

Identity

Part Number
PoS Framer
Vendor
Aliathon Ltd
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Aliathon Ltd
HQ: United Kingdom
Established in 2001 and based in Scotland, Aliathon is a highly innovative communications IP design company. Aliathon boasts a worldwide customer base ranging from start-ups to blue-chip giants. With Aliathon’s help, these customers have produced some of the most successful products on the market today. Aliathon provides a full range of very compact and fast receive (RX) and transmit (TX) building blocks for framing and mapping multi-channel payloads within PDH and SONET/SDH networks. The highly efficient RX and TX functions are provided separately for maximum flexibility. The IP cores are capable of handling a vast array of structures and are designed to bolt together seamlessly. Aliathon also provides support to customers wishing to tailor the IP cores to their particular needs as well as a full range of design services.
Contact Aliathon Ltd

Learn more about TDM Framer IP core

Vertically Integrated MIPI Solutions

The emerging MIPI standards are designed to ensure interoperability among devices and software that are used in products for the exploding hand-held market. The standards facilitate the interconnection of multiple, mixed-signal integrated circuit devices on a single hand-held product. Use of the standards ensures low power, low pin count and interoperability of all the devices in the system and easy integration.

Fronthaul Evolution Toward 5G: Standards and Proof of Concepts

This paper will help to navigate through the key concepts of packet based Fronthaul and discuss the implications of the adoption of latest Time-Sensitive-Network (TSN) IEEE 802.1CM standard, the IEEE P1904.3 Radio over Ethernet (RoE) standard and latest Next Generation Fronthaul Interface, (NGFI) IEEE P1914.1 initiatives. Finally, a look at the PoC platforms enabled by Xilinx technology and IP offering from Comcores will be offered.

Frequently asked questions about TDM Framer IP cores

What is PoS Framer?

PoS Framer is a TDM Framer IP core from Aliathon Ltd listed on Semi IP Hub.

How should engineers evaluate this TDM Framer?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this TDM Framer IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP