Vendor: Aliathon Ltd Category: TDM Framer

Packet Classifier

Aliathon’s Packet Classification core is targeted at replacing expensive & power hungry Network Processors (NPUs) and Content Add…

Contact Provider Request Datasheet

Overview

Aliathon’s Packet Classification core is targeted at replacing expensive & power hungry Network Processors (NPUs) and Content Addressable Memory (CAM) for high speed, exact match look-up in the optical network packet domain.

The solution is highly scalable to fit applications from 155M - 100G and resides in a single FPGA.

Key features

  • 200MHz+ push button core performance.
  • Designed from the ground up to allow future protocol and channel/key scaling.
  • Fully compliant with Aliathon’s existing solutions;
    • 155M, 622M, 2.5G and 10G SONET/SDH (inc. PDH) solutions.
    • 2.5G, 10G, 100G OTN solutions.
  • Input key support from 256K to 1M.
  • Fully deterministic lookup table performance up to 80Gbps.
  • Fast in-band system update for dynamic rule-set support.
  • Complete multi-protocol packet classification and stream ID assignment based on configurable input keys including;
    • IPv4/IPv6 addresses.
    • MAC addresses.
    • PBB-TE/PBT/PBB tags.
    • (T)MPLS labels.
    • Any combination of L2/3/4 headers.
    • VC/VP identifiers.
  • Highly optimized memory interfaces to low cost commodity SRAM/SDRAM.
  • No Content Addressable Memory (CAM )required.

Specifications

Identity

Part Number
Packet Classifier
Vendor
Aliathon Ltd
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Aliathon Ltd
HQ: United Kingdom
Established in 2001 and based in Scotland, Aliathon is a highly innovative communications IP design company. Aliathon boasts a worldwide customer base ranging from start-ups to blue-chip giants. With Aliathon’s help, these customers have produced some of the most successful products on the market today. Aliathon provides a full range of very compact and fast receive (RX) and transmit (TX) building blocks for framing and mapping multi-channel payloads within PDH and SONET/SDH networks. The highly efficient RX and TX functions are provided separately for maximum flexibility. The IP cores are capable of handling a vast array of structures and are designed to bolt together seamlessly. Aliathon also provides support to customers wishing to tailor the IP cores to their particular needs as well as a full range of design services.
Contact Aliathon Ltd

Learn more about TDM Framer IP core

Vertically Integrated MIPI Solutions

The emerging MIPI standards are designed to ensure interoperability among devices and software that are used in products for the exploding hand-held market. The standards facilitate the interconnection of multiple, mixed-signal integrated circuit devices on a single hand-held product. Use of the standards ensures low power, low pin count and interoperability of all the devices in the system and easy integration.

Fronthaul Evolution Toward 5G: Standards and Proof of Concepts

This paper will help to navigate through the key concepts of packet based Fronthaul and discuss the implications of the adoption of latest Time-Sensitive-Network (TSN) IEEE 802.1CM standard, the IEEE P1904.3 Radio over Ethernet (RoE) standard and latest Next Generation Fronthaul Interface, (NGFI) IEEE P1914.1 initiatives. Finally, a look at the PoC platforms enabled by Xilinx technology and IP offering from Comcores will be offered.

Frequently asked questions about TDM Framer IP cores

What is Packet Classifier?

Packet Classifier is a TDM Framer IP core from Aliathon Ltd listed on Semi IP Hub.

How should engineers evaluate this TDM Framer?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this TDM Framer IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP