Vendor: NetTimeLogic GmbH Category: Ethernet

Network Redundancy (HSR & PRP) core

The HSR&PRP Core from NetTimeLogic is a standalone Network Redundancy Core according to IEC62439-3 rev3.

Contact Provider Request Datasheet

Overview

The HSR&PRP Core from NetTimeLogic is a standalone Network Redundancy Core according to IEC62439-3 rev3. It allows to connect to a redundant network supporting either the Parallel Redundancy Protocol (PRP) or the High-availability Seamless Redundancy Protocol (HSR). It can either run as a Dual Attached Node (DAN) being an endpoint or it can run as a Redundancy Box (RedBox) bridging between a redundant and a non-redundant network.
The core has three ports: A redundant pair named Ports A&B and an uplink named Port C. The basic principal is duplicating and tagging frames on the path from Port C to Ports A&B and duplicate rejection and untagging on the path from Ports A&B to Port C. It can support a configurable number of nodes on the redundant side and also on the non-redundant network (when run as RedBox). It makes a basic supervision of the redundant network and sends supervision frames for its non-redundant connected nodes. The Core learns the connected nodes (MACs) itself and needs no further configuration.

The HSR&PRP Core is intercepting the path between two Ethernet PHYs and an Ethernet core that forwards or handles Ethernet frames (MAC or Switch).

All tables, protocols and algorithms are implemented completely in HW.

Key features

  • Supports the HSR and PRP redundancy protocol according to IEC62439-3 rev 3
  • Can run as Dual Attached Node (DAN) or as Redundancy Box (RedBox)
  • Supports HSR Mode H and Mode X and PRP Duplicate Discard Mode
  • PTP aware for use with PTP Utility Profile
  • Intercepts path between MAC and two PHYs
  • Configurable number of maximum nodes supported on Ports A&B and Port C
  • Full line speed
  • AXI4 Light register set or static configuration
  • MII/GMII/RGMII Interface support (optional AXI4 stream for interconnection to 3rd party cores)
  • Hardware supervision handling

Benefits

  • Coprocessor handling network redundancy according to HSR, PRP (IEC62439) or FRER (EEE802.1CB) completely standalone in the core.
  • No Software Stack required

Applications

  • Distributed data acquisition
  • Ethernet based automation networks
  • Automation
  • Robotic
  • Automotive
  • Test and measurement

What’s Included?

  • Source Code (not encrypted, not obfuscated)
  • Reference Designs
  • Testbench with Stimulifiles
  • Configuration Tool
  • Documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
NTL_RED_HSR_PRP
Vendor
NetTimeLogic GmbH

Provider

NetTimeLogic GmbH
HQ: Switzerland
NetTimeLogic offers full time synchronization, network redundancy, and time sensitive networking solutions as vendor independent FPGA IP cores and design services in these fields. We provide full hardware implementations of synchronization IP cores such as PTP-Transparent-, Ordinary-, Grandmaster- or Hybrid-Clocks as well as IRIG-, PPS-, NMEA-Masters and Slaves, a NTP Server and Client and a RTC-Master and a DCF-Slave. For network redundancy we provide a full hardware implementation of the HSR and PRP protocols and for time sensitive networking we provide also a full hardware implementation of TSN suporting all major standards. All IP cores can be combined to a complete synchronization or network redundancy solution which can act e.g. as bridge between the different times synchronization protocols or as a network redundancy solution with time synchronization support. We also offer design services in the field of FPGA and Embedded Software development. With our 20+ years of experience and certification in FPGA and software development as well as product and project management we bring in our expertise to design the best possible solution for you. We understand your needs and can give you support to develop a best in class product. We offer swiss quality engineering - highest quality, always on time!
Contact NetTimeLogic GmbH

Learn more about Ethernet IP core

Three Ethernet Design Challenges in Industrial Automation

As factories, process plants, and robotics platforms become increasingly intelligent and interconnected, the demand for stable, low-latency data links has pushed Ethernet deeper into embedded systems. However, since designing Ethernet connectivity into industrial chips comes with its technical and logistical hurdles, engineers may face challenges when implementing Ethernet in industrial designs.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

Ultra Ethernet Security: Protecting AI/HPC at Scale

As artificial intelligence and high-performance computing (AI/HPC) reshape industries, the need for robust, scalable, and secure connectivity has never been greater. Built from tightly integrated CPUs, GPUs, and SmartNICs, today’s compute clusters demand high-throughput, low-latency networks that can scale from die-to-die to multi-rack deployments.

Frequently asked questions about Ethernet IP cores

What is Network Redundancy (HSR & PRP) core?

Network Redundancy (HSR & PRP) core is a Ethernet IP core from NetTimeLogic GmbH listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP