The eSi-1650 16-bit CPU with instruction cache is targeted specifically for low-power applications, where typically an 8-bit CPU …
The eSi-1650 16-bit CPU with instruction cache is targeted specifically for low-power applications, where typically an 8-bit CPU may have previously been used or where a 32-bit CPU is too big or power hungry. The instruction cache provides a high performance, area and power efficient solution when running from on-chip NVM or Flash.
The use of the cache allows higher CPU frequencies when in mature technologies as frequency is typically limited by the memory speed. Power is reduced as a small cache require less power to read than flash. A cache can be much smaller than a full shadow RAM.
Even though it is 16-bit, the gate count is equivalent to many 8-bit cores due to the simplicity of the RISC pipeline. With a wider datapath and 16 general purpose registers, application programs are able to execute in far fewer clock cycles. This can save a significant amount of power by either allowing the CPU to be clocked at a lower frequency or by being able to enter a power down state sooner.
The eSi-1650’s instruction set includes a variety of arithmetic instructions such as a full 32-bit multiply, multiply and accumulate and divide. There are also a number of optional application specific instructions and addressing modes. Bit manipulation instructions such as bitfield extract and insert, count leading zeros, population count, find first set and bit reverse can be included. Integer square root, absolute value, min/max, CRC and parity are also available. Wait-for-interrupt instructions allow fast entry to low power states, enabling clock and power gating.
For those applications that require extreme performance or ultra low power operation, user-defined instructions and registers can be implemented.
The processor supports both user and supervisor operating modes, with privileged instructions and memory areas via the optional MPU, to allow an O/S kernel to be fully protected from user applications.
Hardware debug facilities include hardware breakpoints, watchpoints, trace, performance counters, null pointer detection and single-stepping for fast debugging of ROM, FLASH and RAM based programs.
Note: some files may require an NDA depending on provider policy.
Low-power, 16-bit RISC CPU with cache is a CPU IP core from eSi-RISC listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.