D32Pro IP

The D32PRO is royalty-free silicon proven, high
performance soft core of a single-chip 32-bit embedded controller, with Floating Point Coprocessor. Thanks to its increased code density, the
D32PRO meets the power and size requirements of new connected devices. That’s why both power and performance of this IP Core predestine it as a real alternative for ARM Cortex M0/M0+/M1/M3
in the deeply embedded market and especially for emerging market of connected devices (IoT). Responding to continuing demands for less power drain in system-on-chip (SoC) designs, It has an instruction set aimed at reducing the size of system's instruction memory.

The D32PRO is aimed at low-power always on/always listening systems and those with less demanding clock frequencies such as Bluetooth Low Energy.
Nevertheless the core is perfect for embedded systems that require greater computational performance and system complexity by supporting dual- and multi-core systems as well as improved code density. DCD’s IP Core is fully customizable - it is delivered in the exact configuration to meet customer’s requirements.

The D32PRO is offered with great variety of peripherals like USB, SPI, LCD,HDLC, UART, Ethernet MAC, CAN, LIN, RTC and many more – ready to be implemented with the CPU. The D32PRO is delivered with fully automated test bench and complete set of tests, allowing easy package validation at each stage of SoC design.

• ASIC Silicon proven architecture
• Performance up to 1.48 / 2.67 DMIPS/MHz and 2.41 CoreMarks/MHz
• Small footprint starting at 10.6k / 6.7k ASIC gates
• Dynamic power below 7 uW/MHz in 90nm
• Very high clock frequency up to 1 GHz in modern ASIC technologies
• Configurable 32-bit Harvard architecture
• Fifteen 32-bit general Purpose registers
• Up to 256 MB of Code Space with encrypted bootloader
• Up to 256 MB of Data Space
• Built-in configurable Floating Point co-processor using dedicated instructions
• Configurable 32-bit hardware multiplier
• Configurable 32-bit hardware divider
• Configurable 32-bit hardware shifter
• Low power consumption by Advanced Power Management Unit
• Advanced Power management mode
• Switchback feature
• Stop mode

• ASIC proven architecture
• Source code:
• VERILOG Source Code or
• FPGA Netlist
• VERILOG test bench environment
• ModelSim automatic simulation macros
• NCSim automatic simulation macros
• Tests with reference responses
• Technical documentation
• Installation notes
• HDL core specification
• Datasheet
• Synthesis scripts
• Example application
• Technical support