Vendor: Proficient Design LLC Category: Data Compression

High Throughput and Low Latency Data Compression Engine

This IP implements a proprietary modified LZ77 algorithm and provides very high speed data compression with low latency and very …

Contact Provider Request Datasheet

Overview

This IP implements a proprietary modified LZ77 algorithm and provides very high speed data compression with low latency and very high compression ratio. This IP can be used stand alone in data compression or it can be used as building block in GZIP and GLIB

Key features

  • Compression Ratio 
    • Delivers the best compression ratio 
    • 30-40% more compression compared to competition
  • Throughput 
    • Throughput at 4 Bytes per clock
    • 5.3 Gb/s (FPGA)
    • 40 Gb/s (ASIC)
    • Higher throughput at 8 bytes per clock, if needed
  • Latency 
    • 4 cycles (FPGA)
    • 2 cycles (ASIC

Benefits

  • Most competitor's IP either provide high throughput at low compression ratio or high compression ratio at low throughput.
  • This IP provides both high throughput and high compression ratio at the same time. It has very low memory requirement.

Applications

  • Networking, Storage, Big data Analytics, In place Computing

What’s Included?

  • RTL(verilog)
  • Test bench & tests
  • Document

Specifications

Identity

Part Number
PDC_101
Vendor
Proficient Design LLC

Provider

Proficient Design LLC
HQ: United States
The Proficient Design is a privately held company in business since 2002. We excelin designing low power design solutions, custom analog and mixed signal IP development. We have taped out several chips needing custom IP development.
Contact Proficient Design LLC

Learn more about Data Compression IP core

Evaluating Lossless Data Compression Algorithms and Cores

Data compression plays a critical role in modern computing, enabling efficient storage and faster transmission of information. Among lossless data compression algorithms, GZIP, ZSTD, LZ4, and Snappy have emerged as prominent contenders, each offering unique trade-offs in terms of compression ratio, speed, and resource utilization. This white paper evaluates these algorithms and their corresponding hardware cores, providing an in-depth comparison to help developers and system architects choose the optimal solution for their specific use case.

Firmware Compression for Lower Energy and Faster Boot in IoT Devices

The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Data Compression IP

What is High Throughput and Low Latency Data Compression Engine?

High Throughput and Low Latency Data Compression Engine is a Data Compression IP core from Proficient Design LLC listed on Semi IP Hub.

How should engineers evaluate this Data Compression?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP