Vendor: ASICS World Services, LTD. Category: Channel Coding

2.5 Gbps GPON FEC Codec

This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed opt…

Contact Provider Request Datasheet

Overview

This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed optical networks or any other broadband applications. It is fully compliant with the 2.5 Gbps GPON standard (G.984.3) and is available for FPGA or ASIC implementation. The FEC algorithm is based on Reed-Solomon (255,239) code and consists of an encoder and decoder module. The encoder module computes 16 parity bytes and appends them on the 239 byte information block. The decoder receives the 255 bytes codeword, locates and corrects up to 8 byte errors being introduced in the transmission channel.

Key features

  • Fully compliant with the ITU-T G.984 (GPON), ITU-T G.983 (BPON) and ITU-T G.709 recommendations.
  • Supports ASIC and FPGA implementation technologies.
  • Single edge, fully synchronous design.
  • Area efficient design.
  • Symbol rate clock.
  • Supports both streaming of data and gaps between codeword bytes.
  • Calculates the number of erroneous bytes.
  • Generates a status signal indicating error locations.
  • Determines the location and magnitude of the erroneous bytes.
  • Corrects up to 8 erroneous bytes.
  • Detects uncorrectable codewords.
  • Predictable low decoder latency.

Block Diagram

GPON_FEC1 block diagram

Benefits

  • Flexible
  • Compact
  • Cost-effective

What’s Included?

  • Verilog Source Code
  • Test Bench
  • Sample Syntheis scripts
  • Dcumentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
GPON_FEC1
Vendor
ASICS World Services, LTD.

Provider

ASICS World Services, LTD.
ASICs World Services specialize in providing top-notch IP Cores and design services. We will assist you in any phase of the design cycle, or take your idea from the conceptual stage to final product. With over 60 years of experience in the field, we have a long list of successfully completed projects.
Contact ASICS World Services, LTD.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 2.5 Gbps GPON FEC Codec?

2.5 Gbps GPON FEC Codec is a Channel Coding IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP