UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.8V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.8V Analog ESD IO cell Library
- UMC
- 28nm
- Silicon Proven
ESD Protection Library IP cores provide the pad-level interface between silicon and the package or board environment in modern SoC and ASIC designs.
These IP cores support pad and protection structures that harden chip interfaces against electrostatic discharge events, helping designers create robust I/O implementations across digital, analog, and high-speed domains
This catalog allows you to compare ESD Protection Library IP cores from leading vendors based on signal integrity, robustness, integration fit, and process node compatibility.
Whether you are designing all chip I/O domains, industrial products, consumer devices, or automotive electronics, you can find the right ESD Protection Library IP for your application.
UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.8V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.8V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.05V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HLP/RVT Process, 1.05V Analog ESD IO cell Library
UMC 55nm e-flash Logic Process , 3.3V Analog ESD IO cell Library
UMC 55nm e-flash Logic Process , 3.3V Analog ESD IO cell Library
UMC 90nm LL/RVT LowK process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm LL/RVT LowK process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm LL-RVT (Low-K) Process with 3.3V device analog esd IO group (with BOAC)
UMC 90nm LL-RVT (Low-K) Process with 3.3V device analog esd IO group (with BOAC)
UMC 90nm LL/RVT LowK process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm LL/RVT LowK process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm SP/RVT process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm SP/RVT process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm SP/RVT Low-K process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 90nm SP/RVT Low-K process true 3.3V Analog ESD IO cell Library Using 3.3V GOX52 IO
UMC 28nm Logic and Mixed-Mode HPC Process 3.3V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HPC Process 3.3V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HPC Process, 1.8V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HPC Process, 1.8V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HPC Process,0.9V Analog ESD IO cell Library
UMC 28nm Logic and Mixed-Mode HPC Process,0.9V Analog ESD IO cell Library
Specialty Analog ESD IO IP, UMC 55nm CIS process
3.3V Analog ESD IO with UMC 55nm LP/HVT CMOS Image Sensor process.
Specialty Analog ESD IO IP, UMC 40nm LP process
1.8V Analog ESD IO cells with low capacitor for UMC 40nm LP process.
Specialty Analog ESD IO IP, UMC 40nm LP process
1.1V Analog ESD IO cells with low capacitor for UMC 40nm LP process.
Specialty Analog ESD IO IP, UMC 28nm HLP process
UMC 28nm HLP Logic process, 3.3V Analog ESD IO Cell Library.
Specialty Analog ESD IO IP, 3.3V, UMC 40nm LP process
UMC 40nm LP/RVT Logic process, 3.3V Analog ESD IO Cell Library (using 2.5V overdrive 3.3V MOS).
Specialty Analog ESD IO IP, 1.8V Operations, UMC 28nm HPM process
UMC 28nm Logic and Mixed-Mode HPM process, 1.8V Analog ESD IO Cell Library.
Specialty Analog ESD IO IP, 1.1V Operations, UMC 40nm LP process
UMC 40nm LP/RVT Logic process, 1.1V Analog ESD IO Cell Library.
Specialty Analog ESD IO IP, 0.9V Operations, UMC 28nm HPM process
UMC 28nm Logic and Mixed-Mode HPM process, 0.9V Analog ESD IO Cell Library.
Specialty Analog ESD IO IP, UMC 0.18um LL process
UMC 0.18um LL Logic process 3.3V Analog ESD IO set Cell Library.