Vendor: SmartDV Technologies Category: DDR

DDR4 DIMM Memory Model

DDR4 DIMM Memory Model provides an smart way to verify the DDR4 DIMM component of a SOC or a ASIC.

Contact Provider Request Datasheet
Controller View all specifications

Overview

DDR4 DIMM Memory Model provides an smart way to verify the DDR4 DIMM component of a SOC or a ASIC. The SmartDV's DDR4 DIMM memory model is fully compliant with standard DDR4 DIMM Specification and provides the following features. Better than Denali Memory Models.

DDR4 DIMM Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

DDR4 DIMM Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports DDR4 DIMM memory devices from all leading vendors.
  • Supports 100% of DDR4 DIMM protocol standard.
  • Supports DDR4 UDIMM, RDIMM and LRDIMM types.
  • Supports all the DDR4 DRAM features.
  • Supports up to 64GB device density.
  • Supports X4, X8 and X16 devices.
  • Supports all speed grades as per specification.
  • Supports ECC error detection and correction.
  • Supports Low power auto self refresh (LPASR).
  • Supports Data bus inversion (DBI).
  • Supports Single, Dual and Quad ranks.
  • Supports 16 internal banks.
  • Supports fixed burst chop (BC) of 4 and burst length (BL) of 8.
  • Supports BC4 or BL8 on-the-fly (OTF).
  • Supports Fly-by topology.
  • Supports Address Mirroring.
  • Supports Parity operations.
  • Checks for following
    • Check-points include power up initialization and power off rules
    • State based rules, Active Command rules
    • Read/Write Command rules etc.,
    • All timing violations
  • Quickly validates the implementation of the DDR4 DIMM standard.
  • Protocol checker fully compliant with DDR4 DIMM Specification.
  • Constantly monitors DDR4 DIMM behavior during simulation.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

DDR4 DIMM Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of DDR4 DIMM designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the DDR4 DIMM testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
DDR4 DIMM Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about DDR IP core

Which DDR SDRAM Memory to Use and When

This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.

Frequently asked questions about DDR Interface IP

What is DDR4 DIMM Memory Model?

DDR4 DIMM Memory Model is a DDR IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP