Vendor: Xilinx, Inc. Category: FIFO / CAM

AXI Virtual FIFO Controller

The AXI Virtual controller is provided under the terms of the XILINX End User License and is included with ISE® and Vivado™ desig…

Contact Provider Request Datasheet

Overview

The AXI Virtual controller is provided under the terms of the XILINX End User License and is included with ISE® and Vivado™ design tools at no additional charge.

Xilinx provides the AXI Virtual FIFO Controller core to use external DRAM memory as multiple FIFO blocks.

The AXI Virtual FIFO Controller is a key Interconnect Infrastructure IP which enables users to access external memory segments as multiple FIFO blocks. The AXI Virtual Controller provides AMBA® AXI4-Stream write (master) as well as read (slave) interface to AXI4 DRAM memory mapped interface of external memory.

Key features

  • Configurable multiple FIFO interfaces (up to 8) channels.
  • FIFO FIFO full and empty check per channel
  • Supports data width of 32, 64, 128, 256, 512 and 1024.
  • Supports AXI4 memory mapped burst of 512, 1024, 2048 and 4096 bytes

Specifications

Identity

Part Number
AXI Virtual FIFO Controller
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about FIFO / CAM IP core

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Rigorous Framework for Hardware-Software Co-design of Embedded Systems

When implementing new embedded applications, industrial companies are facing new challenges: these applications are very complex to program (between 5 and 10 million lines of code are common) and require handling of several possibly heterogeneous models and languages. Integration choices are wide-ranging, from functions hard-coded in hardware IP to embedded software for multi-core clusters. Additionally integration must take into account at the same time several kinds of constraints: processing power, memories, power budget limitation, etc.

Frequently asked questions about FIFO / CAM IP cores

What is AXI Virtual FIFO Controller?

AXI Virtual FIFO Controller is a FIFO / CAM IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this FIFO / CAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FIFO / CAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP