Vendor: Veriest Solutions Ltd. Category: Protocol Bridge

AMBA AXI Data Prefetch Buffer

The Veriest AMBA AXI Data Prefetch Buffer Design IP provides a mechanism read / prefetch contiguous data over the AXI from a memo…

Contact Provider Request Datasheet

Overview

The Veriest AMBA AXI Data Prefetch Buffer Design IP provides a mechanism read / prefetch contiguous data over the AXI from a memory such as DDR SDRAM in which the data may need to be available immediately. The prefetched data is stored in a FIFO. The parameters for the source addresses are configured by way of the APB bus.

Key features

  • Easy integraton
  • AMBA AXI 3.0 Compatible
  • Configurable FIFO depth
  • Programmable source address parameters
  • Automatic address calculation
  • Output data FIFO with configurable depth
  • Data input width 128-bit
  • AXI input data width 128-bit
  • APB interface for configuration and status
  • Software reset
  • Configurable AXI bursts
  • Event Interrupt Indication

Block Diagram

VV2010 block diagram

Benefits

  • Low Gate Count
  • Low Power Consumption
  • Spyglass Lint Validated
  • Standards Compliant

Applications

  • General System on Chip Use

What’s Included?

  • Synthesizable Verilog RTL
  • Detailed block diagram and technical documents

Specifications

Identity

Part Number
VV2010
Vendor
Veriest Solutions Ltd.
Type
Silicon IP

Provider

Veriest Solutions Ltd.
HQ: Israel
Veriest is an international design house providing forefront ASIC and FPGA design and verification services, as well as cutting edge EDA verification tools and platforms. Veriest's portfolio of clients includes the full range of globally established industry leaders, defense companies, and also startups at preliminary stages of developing high-end chip technology. Veriest was founded in 2007 by VLSI experts credited with rooted knowledge and experience in the field of ASIC and FPGA design. Veriest is headquartered in Bnei Brak, Israel with R&D also in Belgrade, Serbia. Its team of 70 engineers constitutes the key players in projects at the forefront of chip technology. We have made it our mission to provide our customers with complete quality solutions suited to the various phases of a product's life cycle. Our skilled and creative team can effectively promote architecture design, implementation, system integration and advanced verification. We are committed to answering industry demands relying on our wide range of field-proven methodologies and industry know-how, devising the working model that ideally accommodates the customer's needs.
Contact Veriest Solutions Ltd.

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is AMBA AXI Data Prefetch Buffer?

AMBA AXI Data Prefetch Buffer is a Protocol Bridge IP core from Veriest Solutions Ltd. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP