TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- OXMIQ 完成 3,500 万美元融资,加速 OxCore™ 架构规模化部署
- 芯原推出CPP2000摄像头后处理IP,赋能具身机器人和移动视觉应用
- SmartDV车载以太网IP赋能智能汽车SoC差异化升级、快速研发及功能安全合规
- 灿芯半导体全栈Turn-Key方案打通AIoT芯片定制链路
- CAST推出面向汽车传感器接口的PSI5-HOST IP核
- 赛昉科技与希奥端计算达成合作:共推RISC-V服务器CPU,抢占智能体时代新蓝海
- 芯来科技与Lauterbach完成全球首个RISC-V Data Trace解决方案
- Arteris 技术授权芯擎科技,赋能下一代汽车 SoC
- 灿芯半导体推出40nm 16-bit 4Msps高性能SAR ADC IP,赋能工业与车载核心场景
- Allegro DVT 的 Pulsar 解码器 IP 新增对 AV2 视频编解码器的支持
- Floadia推出基於TSMC 180BCD Gen3平臺的車規級嵌入式快閃記憶體IP
- 芯来RISC-V内核助力加特兰毫米波与UWB创芯双进阶
- 芯原推动AV2在下一代视频与流媒体应用中商用落地
- 国产重磅首发!芯动科技推出UALink全套IP
- CXL连接全面赋能AI与车载算力提升,SmartDV CXL全栈IP加速相关芯片设计