VSORA:加速5G和AI设计开发的新DSP方法
By Lauro Rizzatti
January 14, 2019
VSORA, a startup from Paris, recently emerged from stealth mode with a new approach to accelerate 5G broadband design. Khaled Maalej, its founder and CEO, and I recently talked about VSORA’s multicore digital signal processing (DSP) intellectual property (IP) and development flow for 5G and AI applications.
Serial entrepreneur Maalej and VSORA’s founders come from DiBcom, a Parisian startup (now part of Parrot) that designed chipsets for low-power mobile TV and radio reception. Over several years at DiBcom, they noticed that the development of high-bandwidth baseband systems was not evolving and improving. They determined that this was due to the inadequacy of the heavily sequential development flow that forced a time-consuming feedback loop between algorithmic designers and DSP hardware developers.
As Maalej continued, he explained that algorithmic engineers would devise an algorithm in the MATLAB environment. Once they trusted that their creation provided satisfactory results, they would freeze the algorithm and pass it over to the DSP developers for implementation. That group would spend a couple of months implementing a thoroughly verified register transfer level (RTL) design of the algorithm.
To read the full article, click here
Related Semiconductor IP
Related News
- Cadence 推出 ChipStack™ AI Super Agent,开辟芯片设计与验证新纪元
- Ceva 加入 Arm Total Design,加速基础设施和 NTN 卫星端到端 5G SoC开发
- 台积电与 Cadence 合作提供 AI 驱动的先进节点设计流程、硅验证 IP 和 3D-IC 解决方案
- 新思科技携手英伟达加速芯片设计,提升芯片电子设计自动化效率