Mentor针对Samsung Foundry的5 / 4nm工艺制程扩展业界领先EDA软件支持
August 10, 2020 -- Mentor, a Siemens business, today announced that its industry-leading Calibre™ nmPlatform and Analog FastSPICE (AFS) custom and analog/mixed-signal (AMS) circuit verification platform are now qualified for Samsung Foundry’s newest process technologies. Customers can now use these offerings on Samsung’s 5/4-nanometer FinFET processes for the verification and sign-off of production tapeouts for their most advanced IC designs.
Featuring exceptional power, performance and area (PPA), Samsung’s new 5nm FinFET processes include enhancements which, together with smaller 5nm geometries, enable performance improvements compared to previous process nodes.
“Samsung and Mentor have an established track record of collaboration to enable our mutual customers to fully leverage the industry’s golden Calibre solution. Now both Calibre and AFS are certified for the very latest Samsung Foundry processes,” said Jongwook Kye, vice president of Design Enablement Team at Samsung Electronics. “The combined expertise of Samsung Foundry and Mentor provides designers the ability to develop and quickly validate innovative ICs for a variety of high-growth markets and applications.”
The Mentor tools in addition to Calibre nmDRC achieving Samsung Foundry certification for these new foundry processes include:
- Calibre™ xACT, which addresses the technical challenges associated with advanced nanometer design, including multi-patterning, FinFETs, local interconnect, higher complexity and tighter constraints. Its unique hybrid engine delivers field-solver accuracy essential for detailed 3D structures like FinFETs, plus fast throughput for rapid turnaround of full-chip designs.
- Calibre™ YieldEnhancer, featuring SmartFill and engineering change order (ECO) fill capabilities, which allow customers to control design planarity and reduce turnaround time across multiple design iterations. Calibre YieldEnhancer also helps customers boost design reliability by reducing IR drop with an automated PowerVia flow. Samsung worked with Mentor to customize this flow for the maximum insertion of vias for their leading-edge technologies.
- Calibre™ PERC, which employs a unique, integrated analysis of both the physical layout and the netlist to automate complex reliability verification checks. The latest Samsung Foundry Calibre PERC Design Kit for 5/4nm processes provides additional verification checks, allowing customers to address challenges associated with electrostatic discharge and latch-up reliability.
- Calibre™ nmLVS, which serves as the front-end to any Samsung Foundry extraction flow. Calibre nmLVS continues to address growing layout complexity requirements and the increasing demand of advanced computations necessary for design teams to verify even the most complex of circuits while still achieving desired runtimes for advanced process node designs.
- Calibre™ RealTime Digital and Custom interface platforms, which enable immediate signoff-quality DRC checking in digital and custom design flows, using the same Samsung Foundry-qualified design kits used by batch Calibre. The interfaces provide significant productivity advantages during DRC closure for both advanced and mature-node designs, enabling customers to quickly optimize their manual DRC fixes and use the time saved to focus on meeting power, performance and area goals.
- Mentor’s AFS platform, which has been optimized and certified for accuracy at Samsung’s 5/4nm processes to enable system-on-chip (SoC) designers to complete circuit verification with confidence. The AFS platform is enabled in Samsung Foundry’s device models and design kits. Mutual customers rely on the AFS platform to deliver nanometer SPICE accuracy while verifying analog, RF, mixed-signal, memory, and custom digital circuits faster than with traditional SPICE simulators.
“With its newest processes, Samsung Foundry continues to deliver highly innovative technology for the manufacture of even the most sophisticated of IC designs,” said Michael Buehler-Garcia, vice president of product management, Calibre Design Solutions for Mentor. “We are pleased to collaborate with Samsung Foundry as critical design elements of their innovative solutions help enable our mutual customers to design and manufacture advanced ICs.”
ABOUT MENTOR GRAPHICS
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- 西门子的 Analog FastSPICE 平台获得三星Foundry认证,可支持 3nm GAA 工艺技术设计
- 新思科技Design Compiler NXT获三星Foundry认证,用于5/4纳米FinFET工艺技术
- Samsung Foundry 利用 Spectre FX Simulator 在大规模模拟和混合信号IP上实现两倍的生产力提升
- Synopsys宣布与Samsung Foundry合作,在云上提供安全和可扩展的环境,用于IC设计和验证