Cadence工具获台积电7纳米早期设计及10纳米芯片生产认证
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Cadence数字和定制/模拟设计流程成功通过最新TSMC N2 认证
- TSMC认证Synopsys IC Compiler II适合10-nm FinFET生产，并开始7-nm工艺的初步设计
- Synopsys的IC Compiler II通过了TSMC 7nm制程工艺认证
- Cadence获得TSMC 7nm工艺技术认证