Cadence工具获台积电7纳米早期设计及10纳米芯片生产认证
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Cadence数字和定制/模拟设计流程成功通过最新TSMC N2 认证
- TSMC认证Synopsys IC Compiler II适合10-nm FinFET生产,并开始7-nm工艺的初步设计
- Synopsys的IC Compiler II通过了TSMC 7nm制程工艺认证
- Cadence获得TSMC 7nm工艺技术认证