Vendor: Chipus Microelectronics Category: Power Management Unit

Ultra Low Power PMU - (2.18µW) - SilTerra 0.18 um

This macro-cell is an ultra low consumption Power Management Unit (PMU) core designed for Silterra 0.18µm C18G CMOS technology TO…

Silterra 180nm G Silicon Proven View all specifications

Overview

This macro-cell is an ultra low consumption Power Management Unit (PMU) core designed for Silterra 0.18µm C18G CMOS technology TO (thick oxide) and HP (thin oxide) process.

The circuit has a shunt regulator, internal voltage and bias current generators, built-in power-on-reset and oscillator.

The core is easily retargeted to any other CMOS technology with R-poly devices.

Key features

  • Shunt regulator (1.8V)
  • Current reference (15.5nA)
  • Bandgapvoltage (1.17V)
  • Built-in oscillator (2MHz, 600nA@1.2V)
  • Biult-in POR
  • Indicative area: 0.029mm2

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
Silterra 180nm G Silicon Proven

Specifications

Identity

Part Number
CM1312ff
Vendor
Chipus Microelectronics

Provider

Chipus Microelectronics
HQ: Brazil
Chipus Microelectronics (ISO 9001:2015 certified) is a semiconductor company focused on the development of mixed-signal ASICs, intellectual property (IP) blocks and IC design services. The company has more than 200 analog IP blocks in process nodes from 22nm to 0.35um of various foundries. Since its foundation in 2008, Chipus has worked with customers worldwide (South and North America, Europe, and Asia) with firm commitment and flexible client support. Besides analog and mixed-signal expertise, Chipus also offers custom digital IC design services having successfully delivered designs in FINFET technologies from RTL to backend. Headquartered in Florianópolis, Brazil, Chipus has a US subsidiary in Silicon Valley and sales teams in both USA and Europe.

Learn more about Power Management Unit IP core

A versatile Control Network of power domains in a low power SoC

Developing and verifying a control network in a low-power SoC is a challenging task, especially managing the different states of regulators and modes of power domains. This article first describes state-of-the-art approaches to addressing this issue, and then delves into the solution promoted by Dolphin Integration to go further, thanks to the easy and secure Maestro� solution to manage SoC power mode transitions.

An ESD efficient, Generic Low Power Wake up methodology in an SOC

As the semiconductor industry is moving towards lower technology nodes, more and more complexity is being introduced in the design to beat the competition and provide most innovative solution to cater the needs. One of the biggest challenges that the designer faces is in terms of the keeping the power budgets of the chip within the specification and even innovate to reduce the current numbers. Depending on the application requirements, the designers have to tune up the power profile of the SoC. There are various ways to do so like dynamically changing frequency and voltage of operation, considering system level contributions to power consumption, using various modes of operation etc. In most of the cases, SoC has to support various power modes like Run mode, Sleep mode, Halt mode etc. Different power numbers are defined for each mode. Run modes can further be divided in various sub modes depending on application.

D32PRO, scalable & royalty free 32-bit CPU

D32PRO is one of the newest 32-bit CPUs available on the market. It’s been designed by Digital Core Design, IP Core provider and SoC design house from Poland, responsible e.g. for the world’s fastest or world’s smallest 8051 CPU. DCD launched more than 70 different architectures since 1999, which have been implemented in more than 300 000 000 electronic devices, that’s why one can be sure that quite considerable experience stands behind the D32PRO.

Semiconductor IP FAQ

What is Ultra Low Power PMU - (2.18µW) - SilTerra 0.18 um?

Ultra Low Power PMU - (2.18µW) - SilTerra 0.18 um is a Power Management Unit IP core from Chipus Microelectronics listed on Semi IP Hub. It is listed with support for silterra Silicon Proven.

How should engineers evaluate this Power Management Unit?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power Management Unit IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP