Vendor: Truechip Solutions Category: SATA Controller

SATA 3.3 Verification IP

The SATA Verification IP provides an effective & efficient way to verify the components interfacing with SATA interface of an IP …

Contact Provider Request Datasheet

Overview

The SATA Verification IP provides an effective & efficient way to verify the components interfacing with SATA interface of an IP or SoC. The SATA VIP is fully compliant with standard SATA specification. This VIP is a light weight VIP with easy plug-and-play interface so that there is no hit on the design cycle time.

Key features

  • Compliant to SATA 3.3, PIPE and AHCI 1.3.1 Specification and backward Compatible to SATA 1.0 ,SATA 2.0 and SATA 3.2 specification.
  • Supports AHCI functionality on Host (HBA) side.
  • Supports complete functionality of Application, Command, Transport, Link and PHY Layer.
  • Configurable PIPE Interface width 8,16 or 32 bits.
  • Supports PIO, DMA Queued, Device Reset,Execute Device Diagnostics and Non-Data command protocol.
  • Supports Native Command Queuing and FPDMA.
  • Supports DMA Terminate data transmission Functionality
  • Supports BIST FIS transmission and reception and BIST Activate FIS Modes.
  • Supports Automatic FIS retry mechanism.
  • Supports Scrambling and Descrambling.
  • Supports all primitives (ALIGNp, HOLDp, CONTp, SOFp, EOFp, SYNCp, X_RDYp, R_RDYp).
  • Supports Link Transmit,Receive and Power management FSM’s.
  • Supports auto insertion of hold primitive to avoid overflow and underflow.
  • Supports Partial and slumber power management modes.
  • Supports speed negotiation and OOB signaling.
  • Supports advanced SystemVerilog features like constrained random testing.
  • Supports dynamically configurable modes.
  • Strong Protocol Monitor with real time exhaustive programmable checks.
  • Supports Dynamic as well as Static Error Injection scenarios.
  • On the fly protocol checking using protocol check functions, static and dynamic assertion.
  • Built in Extensive Coverage Across the Channels.
  • Provides a comprehensive user API (callbacks) in Command, Transport, Link and PHY layers for user control.
  • Graphical analyser to show transactions for easy debugging.

Block Diagram

SATA 3.3 block diagram

Benefits

  • Available in native SystemVerilog(UVM/OVM/ VMM) and Verilog
  • Unique development methodology to ensure highest levels of quality
  • Availability of Compliance & Regression Test Suites
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and coverage points with connectivity example for all the components
  • Consistency of interface, installation, operation and documentation across all our VIPs
  • Provide complete solution and easy integration in IP and SoC environment

What’s Included?

  • SATA Host/Device BFM for :
    • Phy Layer
    • Link Layer
    • Transport Layer
  • Command Layer and Application Layer
  • SATA Layered Monitor and Scoreboard
  • Test Environment & Test Suite :
    • Basic and Directed Protocol Tests
    • Random Tests
    • Error Scenario Tests
    • Assertions & Cover Point Tests
    • Compliance Tests
  • GUI analyzer for Simulation Packet Flow
  • Integration Guide, User Manual and Release Notes

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
SATA 3.3
Vendor
Truechip Solutions

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.
Contact Truechip Solutions

Learn more about SATA Controller IP core

An Effective way to drastically reduce bug fixing time in SoC Verification

Many times we are not aware of very useful EDA tool options which are already available. Even if such options are very well documented, we don't look at them and try them. But some options are very useful and if you know them, it makes job of design engineer and/or verification engineer very easy. Here, I am going to talk about one very powerful and useful VSIM option of QuestaSim. It is VCDSTIM option of VSIM.

Designing Around an Encrypted Netlist: Is The Pain Worth the Gain?

Oftentimes, in order to save on the cost of IP, a company will select an encrypted netlist as the deliverable instead of the RTL source code. This is especially common among companies looking to develop in FPGA devices where they can often get the necessary IP from their FPGA vendor.

STBus complex interconnect design and verification for a HDTV SoC

To support High Definition Television (HDTV) application, the System on Chip (SoC) presented in this paper has to support multiple and concurrent internal processes. Most of these operations read data from memory, process them and store the resulting data into memory. Each functional unit of the system is responsible for a specific data processing, but all the data are stored in the same shared external memories.

Frequently asked questions about SATA Controller IP

What is SATA 3.3 Verification IP?

SATA 3.3 Verification IP is a SATA Controller IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this SATA Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SATA Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP