Vendor: SmartDV Technologies Category: PCI

PCI Verification IP

PCI Verification IP provides an smart way to verify the PCI bi-directional bus.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

PCI Verification IP provides an smart way to verify the PCI bi-directional bus. The SmartDV's PCI Verification IP is fully compliant with version 3.0 of the PCI Specification and provides the following features.

PCI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

PCI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports PCI specs 3.0.
  • Supports 32 and 64 bit addressing.
  • Supports 32 and 64 bit data
  • Supports back to back cycles
  • Supports arbiter which is 100% PCI spec compliant
  • Supports all types of wait states insertion
  • Supports insertion of delays in both master and slave
  • Supports all types devsel delays
  • Provides error injection with a wide variety of error types
  • Supports data bursting for back to back access
  • Complex verification environment
  • Master is capable of generating all types of PCI transactions
  • Slave is capable of responding to all types of PCI transactions
  • Slave supports INTA/B/C/D
  • Callbacks in Master, Slave and monitor for user processing of data.
  • Supports multi master and multi slave instances for creating complex PCI sub system.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • PCI Verification IP comes with complete testsuite to test every feature of PCI specification.
  • Supports scoreboard checking
  • Built-in monitors for protocol checking, including a global bus monitor.
  • Functional coverage to cover all functionality of PCI Master and End Slave
  • Support for multiple instantiations to create complex verification environment.

Block Diagram

PCI VIP block diagram

Benefits

  • Faster testbench development and more complete verification of PCI designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the PCI testcases to certify PCI Master and Slave.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
PCI VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about PCI IP core

PCI Express 3.0 needs reliable timing design

PCI Express (PCIe) is an important standard for chip-to-chip communications and serves as a standard for connecting motherboards to peripheral cards. It can be challenging, however, to implement the reference clock so that it meets the various requirements of the PCIe standard.

Frequently asked questions about PCI IP cores

What is PCI Verification IP?

PCI Verification IP is a PCI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this PCI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP