Vendor: Synopsys, Inc. Category: Reliability Monitor

Path Margin Monitor IP

Available The Path Margin Monitor (PMM) solution consists of multiple PMM units, a PMM controller, and associated software & EDA …

Contact Provider Request Datasheet

Overview

Available The Path Margin Monitor (PMM) solution consists of multiple PMM units, a PMM controller, and associated software & EDA automation. PMM IP is a building block for the PMM solution which is also supported by an automated implementation flow from Synopsys. Path selection logic, RTL configuration & generation, connecting to functional and/or test paths, synthesis, implementation, timing validation and path qualification are the key functions addressed by the EDA automation provided. Associated software allows the data generated from the PMM solution to be effectively analyzed and allow precise decisions made based on those insights.

Key features

  • Fine grain delay elements for accurate measurement
  • Distributed architecture with low overhead for scan
  • Automated EDA flow for efficient implementation, data collection and analytics

Benefits

  • Provides visibility of silicon structural health
  • Real time reporting for analytics
  • Monitor test or functional paths throughout silicon lifecycle
  • Optimize silicon performance based on actual margins available

Applications

  • Measure Timing Margin of Actual Functional Paths In-Test

What’s Included?

  • Datasheet
  • Configured RTL file
  • Testbench with loop back tests
  • Timing constraints
  • Cdc constraints
  • Synthesis constraint

Specifications

Identity

Part Number
DWC PATH MARGIN MONITOR TEST
Vendor
Synopsys, Inc.
Type
Silicon IP

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about Reliability Monitor IP core

Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles

Rising software complexity, tighter development timelines, and cost pressures require automotive companies to re-engineer how they design, deploy, and maintain their system architectures. Addressing these challenges requires an agile, collaborative approach to engineering — from silicon to systems — along with trusted partners capable of delivering powerful, integrated solutions.

Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor

The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.

Frequently asked questions about Reliability Monitor IP cores

What is Path Margin Monitor IP?

Path Margin Monitor IP is a Reliability Monitor IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this Reliability Monitor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Reliability Monitor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP