Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
Silvaco, Inc.
Category:
SRAM
Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
Natively designed to be ultra-low power, this memory leverages body biasing to reduce static power consumption, meeting the strin…
Overview
Natively designed to be ultra-low power, this memory leverages body biasing to reduce static power consumption, meeting the stringent power requirements of IoT, BLE, and automotive applications.
Energy Efficient Solution for GF 22nm FDX®
- Compatible with Industry Adaptive Body Biasing IP
- Body Biasing functionality (-2.0 V /+2.0 V) to reduce leakage at the same supply level
- Part of the Silvaco GF 22nm FDX®-PLUS IP portfolio
Key features
- Optimized power supply solution
- Active usage of body bias to achieve optimal power and performance
- Dual rail operation
- Logic: 0.65 V +/-10% or 0.8 V +/-10%
- Array: 0.8 V +/-10%
- FD-SOI optimized
- Tunable performance: power/speed optimization through adaptive or pre-set body biasing
- Leakage is lowered due to insulator layer
- Lower variability across die due to lower doping effort
- Optimized Architecture
- Several low power modes for optimized saving
- Flexible integration
- Fully functional without Body Biasing
- Compatible with any Body Biasing generator
- Other Features
- Embedded retention and shut-down switches
- Variable Write Mask
Block Diagram
Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX block diagram
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 22nm | FDX | — |
Specifications
Identity
Part Number
Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
Vendor
Silvaco, Inc.
Provider
Silvaco, Inc.
HQ:
United States
Silvaco focuses on enabling the next generation of AI/ML, Cloud/Datacenter, Automotive and Autonomous Driving, IoT and 5G designs through a comprehensive offering of Silicon proven IP. Our portfolio includes a complete catalog of Interface IP, Amba Peripherals, Subsystems, MIPI IP and Automotive Communication Controller IP. Our experienced ASIC and Embedded Software designers have a rich history of designing SOCs with embedded microprocessors which are crucial to building small connected smart chips.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX?
Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX is a SRAM IP core from Silvaco, Inc. listed on Semi IP Hub. It is listed with support for globalfoundries.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.