Vendor: UniIC Category: Single-Protocol PHY

GDDR6 PHY IP on GF 12nm LPP

The UniIC GDDR6 PHY，subsequently referred to as the UNIIC_GD6PHY, is designed for performance and power efficiency, its target is…

Contact Provider Request Datasheet
GlobalFoundries 12nm LP Silicon Proven View all specifications

Overview

The UniIC GDDR6 PHY，subsequently referred to as the UNIIC_GD6PHY, is designed for performance and power efficiency, its target is to deliver industry-leading data rates of up to 12Gbps/13Gbps/14Gbps and is compatible with JEDEC standard JEDEC250 and DFI 3.1. The UNIIC_GD6PHY is used to transfer the Command/Address and Datas between the memory controller and the GDDR6 DRAM device;

The UNIIC_GD6PHY is available in Global Foundries FinFET 12LPP technology. The UNIIC_GD6PHY is fully documented and comes with a comprehensive set of deliverables for ease of system modeling and integration.

Key features

  • Compatible with JEDEC standard No.250 GDDR6 SDRAMs up to 16 Gbps
  • Support 2 channels GDDR6 device
  • Support QDR/DDR mode
  • Support WCK/word and WCK/byte mode
  • Support RDQS mode on EDC pins
  • Support DBI（Data bus inversion）and CABI
  • Includes embedded PLL necessary to meet timing specifications
  • Support DFE training for RX and De-emphasis trimmable for TX
  • Programmable IO output and termination impedance
  • Support IO impedance auto calibration
  • Internal programmable VREF for good catching data from DDR devices
  • Support PHY training mode included CA, WCK2CK, read and write training with per bit DQ training
  • Digital TOP PHY with full set of release sdc/FRM/timing lib;
  • Support DFS (dynamic frequency change )
  • On-chip temperature sensor with readout
  • Support both internal loopback and external loopback mode
  • Support DRAM BIST test mode
  • Operation Temperature: Tj = -40℃ ~ +125℃

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 12nm LP Silicon Proven

Specifications

Identity

Part Number
GDDR6 PHY IP on GF 12nm LPP
Vendor
UniIC

Provider

UniIC
HQ: China
Xi'an UniIC, a subsidiary of Tsinghua Unigroup, is a product and service provider focusing on DRAM (Dynamic Random Access Memory) technologies. As a technology-driven comprehensive IC design enterprise, its core business includes standard memory chips, module and system products, embedded DRAM and memory controller chips, as well as ASIC design services.
Contact UniIC

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is GDDR6 PHY IP on GF 12nm LPP?

GDDR6 PHY IP on GF 12nm LPP is a Single-Protocol PHY IP core from UniIC listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP