Vendor: VeriSyno Microelectronics Co., Ltd. Category: Single-Protocol PHY

DDR4 PHY

The DDR4 multiPHY is a mixed-signal IP solution designed to provide LPDDR3/LPDDR2/DDR3/DDR3U/DDR3L/DDR4 SDRAM connectivity in a S…

Contact Provider Request Datasheet

Overview

The DDR4 multiPHY is a complete mixed-signal IP solution designed to provide LPDDR3/LPDDR2/DDR3/DDR3U/DDR3L/DDR4 SDRAM connectivity in a System-On-a-Chip (SOC) design targeted to a specific fabrication process. The DDR4 multiPHY supports a range of SDRAM speeds, from DDR3-400 through DDR4-2400. Targeted toward supporting, x8 and x16 SDRAM components, DDR4 multiPHY supports interfaces of varying widths, from a minimum of 8 bits wide, in 8-bit increments. Delivered to customers as hardened IP components —Address/Command (AC), Data (DAT), PLL, and SSTL I/O Library —implementations of the DDR4 multiPHY are compatible with JEDEC DDR SDRAMs, helping ensure customer success.

Key features

  • ? DDR4, LPDDR3, LPDDR2, DDR3, DDR3L, and DDR3U operation
  • ?1.2V DDR4 SDRAMs operating at data rates up to 2400Mbps
  • ?1.2V LPDDR2 SDRAMs operating at data rates up to 1066Mbps
  • ?1.35V DDR3L SDRAMs operating at data rates up to 1866Mbps
  • ?1.25V DDR3U SDRAMs operating at data rates up to 1600Mbps
  • ? Scalable performance from 0 MBps LPDDR2/LPDDR3 through DDR4-2400
  • ? Maximum controller clock frequency of 600 MHz resulting in maximum SDRAM data rate of 2400Mbps
  • ? Data path width scales in 8-bit increments, with allowances for partially-populated upper-most byte enables any DRAM width
  • ? Delivery of product as a hardened macrocell allows precise control of timing critical delay and skew paths
  • ? Includes PLL and Digital Delay Lines necessary to meet timing specifications
  • ? Multiple (4) memory rank support

What’s Included?

  • We offer high-speed interface IPs designed for 28~90nm fabrication processes in various foundries. We can also customize porting IPs for customers requiring 90~180nm fabrications and support more advanced processes as needed.

Specifications

Identity

Part Number
DDR4 PHY
Vendor
VeriSyno Microelectronics Co., Ltd.
Type
Silicon IP

Provider

VeriSyno Microelectronics Co., Ltd.
HQ: The People's Republic of China
VeriSyno Microelectronics Co., Ltd. is a national high-tech enterprise dedicated to the research and development of semiconductor IPs. The company’s main products include mixed-signal high-speed interface IPs such as USB, HDMI, DDR, MIPI, PCIe, SATA, and various analog IPs such as ADC, DAC, PLL, LVDS, as well as independently developed PSRAM interface IO solutions and vMAC series IPs. As one of the important semiconductor IP suppliers in China, in active collaboration with local foundries, VeriSyno has long been committed to the porting of those mature interface IPs to processes such as 22/28/40/55nm, to ensure secure and reliable supply of domestic IPs. The company’s diversified IP products have been widely used in industries such as industrial, medical, AI, and IoT. VeriSyno was established in September 2018 and is headquartered in Hefei, Anhui, with branch offices in Beijing, Shanghai, and Shenzhen.
Contact VeriSyno Microelectronics Co., Ltd.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is DDR4 PHY?

DDR4 PHY is a Single-Protocol PHY IP core from VeriSyno Microelectronics Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP