Vendor: Silvaco, Inc. Category: Voltage Reference

Bandgap Voltage Reference, 0.45 V Output, Low PPM/°C, TSMC N3P

Bandgap Voltage Reference, 0.45 V Output The Bandgap Voltage Reference IP is a 1.0 V input, low PPM/°C, 0.45 V reference voltage …

Contact Provider Request Datasheet
TSMC 3nm N3P Silicon Proven View all specifications

Overview

Bandgap Voltage Reference, 0.45 V Output

The Bandgap Voltage Reference IP is a 1.0 V input, low PPM/°C, 0.45 V reference voltage output implemented in the TSMC 3nm N3P CMOS process technology. Its low Temperature Coefficient, compact area, and wide operating temperature range make it especially suitable for use as a precision voltage reference for low voltage subsystems implemented in analog, digital, mixed-signal and RF ASICs and SoCs.

Key features

  • TSMC 3nm FinFET process
  • Input voltage: 1.0 V +/-10%
  • Output voltage: 0.45 V
  • Output voltage variation: < 5 mV at 0°C to 100°C
  • PSRR: > 40 dB @ DC
  • Low temperature coefficient (ppm/°C)
  • Power consumption: ~ 1 mW
  • Compact area
  • Temperature range: -40°C to 125°C

Block Diagram

Bandgap Voltage Reference block diagram

What’s Included?

  • SPICE Netlist and OA Schematics
  • GDSII and LEF
  • Behavioral Model
  • IP Datasheet
  • User’s Guide
  • Integration Guide

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 3nm N3P Silicon Proven

Specifications

Identity

Part Number
Bandgap Voltage Reference
Vendor
Silvaco, Inc.
Type
Silicon IP

Provider

Silvaco, Inc.
HQ: United States
Silvaco focuses on enabling the next generation of AI/ML, Cloud/Datacenter, Automotive and Autonomous Driving, IoT and 5G designs through a comprehensive offering of Silicon proven IP. Our portfolio includes a complete catalog of Interface IP, Amba Peripherals, Subsystems, MIPI IP and Automotive Communication Controller IP. Our experienced ASIC and Embedded Software designers have a rich history of designing SOCs with embedded microprocessors which are crucial to building small connected smart chips.
Contact Silvaco, Inc.

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is Bandgap Voltage Reference, 0.45 V Output, Low PPM/°C, TSMC N3P?

Bandgap Voltage Reference, 0.45 V Output, Low PPM/°C, TSMC N3P is a Voltage Reference IP core from Silvaco, Inc. listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP