9 track standard cell library at TSMC 55 nm
Foundry Sponsored, TSMC 55 uLPeF Sesame 9T a unique architecture based on 9-track cells, optimized for High Density and Low Dynam…
Overview
Key features
- Compromise for density and speed
- 9-Track high cells
- Only Metal 1 used for cell design
- Compatible with 1P3M SoC implementation
- with island construction kit
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 55nm | GP | Silicon Proven |
Specifications
Identity
Provider
Learn more about Standard Cell Libraries IP core
Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Breaking new energy efficiency records with advanced power management platform
Reduce ATPG Simulation Failure Debug Time by Understanding and Editing SPF
Chipworks Looks at Smartphones
Does Subsystem IP will finally find a market? ARC based sound subsystem IP is on track...
Frequently asked questions about standard cell libraries
What is 9 track standard cell library at TSMC 55 nm?
9 track standard cell library at TSMC 55 nm is a Standard Cell Libraries IP core from Dolphin Semiconductor listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Standard Cell Libraries?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.