Extreme Ultraviolet Lithography (EUV)
Extreme Ultraviolet Lithography (EUV) is an advanced semiconductor manufacturing technology used to print extremely small features onto silicon wafers during integrated circuit fabrication. EUV lithography uses light with a wavelength of approximately 13.5 nanometers, enabling the production of highly advanced semiconductor devices with very high transistor density.
EUV is considered one of the most important enabling technologies for modern semiconductor process nodes, including 7 nm, 5 nm, 3 nm, and future angstrom-class technologies.
The technology is primarily deployed in advanced fabrication facilities operated by companies such as TSMC, Samsung Electronics, and Intel using lithography systems supplied by ASML.
Background
Lithography is the process used in semiconductor manufacturing to transfer circuit patterns from a photomask onto a silicon wafer coated with photoresist material.
Historically, the semiconductor industry used progressively shorter wavelengths to increase transistor density:
| Technology | Wavelength |
|---|---|
| g-line | 436 nm |
| i-line | 365 nm |
| Deep Ultraviolet (DUV) | 248 nm / 193 nm |
| Extreme Ultraviolet (EUV) | 13.5 nm |
As transistor dimensions continued shrinking in accordance with Moore's Law, conventional DUV lithography increasingly required complex multiple-patterning techniques. EUV was developed to simplify patterning and improve scalability for advanced semiconductor nodes.
The Pulse
- OXMIQ 完成 3,500 万美元融资,加速 OxCore™ 架构规模化部署
- 芯原推出CPP2000摄像头后处理IP,赋能具身机器人和移动视觉应用
- SmartDV车载以太网IP赋能智能汽车SoC差异化升级、快速研发及功能安全合规
- 灿芯半导体全栈Turn-Key方案打通AIoT芯片定制链路
- CAST推出面向汽车传感器接口的PSI5-HOST IP核
- 赛昉科技与希奥端计算达成合作:共推RISC-V服务器CPU,抢占智能体时代新蓝海
- 芯来科技与Lauterbach完成全球首个RISC-V Data Trace解决方案
- Arteris 技术授权芯擎科技,赋能下一代汽车 SoC
- 灿芯半导体推出40nm 16-bit 4Msps高性能SAR ADC IP,赋能工业与车载核心场景
- Allegro DVT 的 Pulsar 解码器 IP 新增对 AV2 视频编解码器的支持
- Floadia推出基於TSMC 180BCD Gen3平臺的車規級嵌入式快閃記憶體IP
- 芯来RISC-V内核助力加特兰毫米波与UWB创芯双进阶
- 芯原推动AV2在下一代视频与流媒体应用中商用落地
- 国产重磅首发!芯动科技推出UALink全套IP
- CXL连接全面赋能AI与车载算力提升,SmartDV CXL全栈IP加速相关芯片设计