Vendor: Small World Communications Category: Channel Coding

TETRA-TEDS Turbo Decoder with Optional Viterbi Decoder

This is a fully compatible TETRA-TEDS error control decoder.

Contact Provider Request Datasheet

Overview

This is a fully compatible TETRA-TEDS error control decoder. The decoder can be used to decode the standard 8 state turbo code and 16 state convolutional code. The PCD03T offers paralleleled speed, performance, low complexity and features compared to other available decoder cores.

Key features

  • Turbo Decoder
    • 8 state TETRA-TEDS compatible
    • Rate 1/2 or 1/3
    • 2 to 6144 bit interleaver
    • Up to 145 MHz internal clock
    • Up to 13.8 Mbit/s with 5 decoder iterations
    • 6-bit signed magnitude input data
    • Optional log-MAP or max-log-MAP constituent decoder algorithms
    • Up to 32 iterations in 1/2 iteration steps
    • Optional power efficient early stopping
    • Optional extrinsic information scaling and limiting
    • Estimated channel error output
  • Viterbi Decoder (Optional)
    • 16 state (constraint length 5)
    • Rate 1/4
    • Data lengths from 2 to 8188 bits with tail termination of 4 zero data bits
    • Up to 11.5 Mbit/s
    • 6-bit signed magnitude input data
    • Estimated channel error output
  • Available as EDIF core and VHDL simulation core for Xilinx Virtex-II, Spartan-3, Virtex-4, Virtex-5, Virtex-6 and Spartan-6 FPGAs under SignOnce IP License. Actel, Altera and Lattice FPGA cores available on request.
  • Available as VHDL core for ASICs
  • Low cost university license also available

What’s Included?

  • All licenses
  • EDIF core
  • VHDL simulation core
  • Test vector generation software
  • VHDL ASIC License
  • VHDL ASIC core
  • C++ bit/cycle exact simulation model

Specifications

Identity

Part Number
PCD03T
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Small World Communications
HQ: Australia
Small World Communications was started in January 1997 and is located in Adelaide, Australia. We specialise in error control decoder products for programmable gate arrays.
Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is TETRA-TEDS Turbo Decoder with Optional Viterbi Decoder?

TETRA-TEDS Turbo Decoder with Optional Viterbi Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP