Vendor: Xilinx, Inc. Category: Reset Controller

Processor System Reset Module

The Xilinx Processor System Reset Module design allows the customer to tailor the design to suit their application by setting cer…

Contact Provider Request Datasheet

Overview

The Xilinx Processor System Reset Module design allows the customer to tailor the design to suit their application by setting certain parameters to enable/disable features. The parameterizable features of the design are discussed in Processor System Reset Module Design Parameters.

Key features

  • Asynchronous external reset input is synchronized with clock.
  • Asynchronous auxiliary external reset input is synchronized with clock.
  • Both the external and auxiliary reset inputs are selectable active high or active low.
  • Selectable minimum pulse width for reset inputs to be recognized.
  • Selectable load equalizing.
  • DCM Locked input.
  • Power On Reset generation.

Specifications

Identity

Part Number
Processor System Reset Module
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Reset Controller IP core

SOC Stability in a Small Package

There are some IPs in SOC which are of general use and malfunction on them impacts a entire SOC. We Identified these IPs and analyze impact on SOC due to their malfunction.

Method for Booting ARM Based Multi-Core SoCs

In the boot process various modules/peripherals (like clock controller or security handing module and other master/slaves) initialized as per the SoC architecture and customer applications. In Multi core SoCs, first primary core (also called booting core) start up in boot process and then secondary cores are enabled by software.

Cortex-M And Classical Series ARM Architecture Comparisons

ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.

Heterogeneous Multicore using Cadence IP

This blog presents a heterogeneous multicore system built with the RISC-V Host CPU and Cadence IP: Xtensa DSPs, and the Janus Network-on-Chip (NoC). While this example uses an RISC-V CPU, any other ISA with similar capabilities can also serve as the host CPU.

Frequently asked questions about reset controller IP cores

What is Processor System Reset Module?

Processor System Reset Module is a Reset Controller IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Reset Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Reset Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP