Vendor: Creonic Category: Modulation Demodulation

Fixed-Point AWGN Channel

The AWGN Channel IP is a noise generator capable of processing up to a maximum of 512 symbols in parallel.

Contact Provider Request Datasheet

Overview

The AWGN Channel IP is a noise generator capable of processing up to a maximum of 512 symbols in parallel. The IP was developed with the aim of allowing the performance evaluation of a digital communication system in the presence of Additive White Gaussian Noise. The emphasis is on evaluating systems with low bit error rates. Unlike a software-based AWGN generator, which might take several hours and even days for the stated purpose, a hardware-based AWGN generator requires significantly less time. Run-time is reduced by several orders of magnitude.

Key features

  • Support for up to 256 symbols in parallel at 210 MHz
  • Support for SNR (ES/N0) in the range from -10 to 41dBwith steps of 0.1 dB±~ 0.01dB
  • Synchronous design with one clock
  • Noise sequence periodically generated at ~264≈2x1019samples
  • Based on Box-Muller algorithm and Central Limit Theorem (CLT)

Benefits

  • Design-time configuration of the number of symbols in parallel, quantization of input and output and precalculation of standard variation, for adjustment of resource utilization.
  • Low-power and low-complexity design.
  • AXI4-Stream interface for easy integration.
  • Available for ASIC and FPGAs (Xilinx, Intel).

Applications

  • Digital communication systems for which an AWGN channel is required

What’s Included?

  • VHDL source code or synthesized netlist
  • HDL simulation models e.g. for Aldec’s Riviera-PRO
  • VHDL testbench
  • Bit-accurate Matlab, C or C++ simulation model
  • Comprehensive documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CREONIC AWGN CHANNEL
Vendor
Creonic

Provider

Creonic
HQ: Germany
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and free-space optical communications. All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation. The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, andWiFi. The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to quality and performance. For more information, please visit our website at www.creonic.com .
Contact Creonic

Learn more about Modulation Demodulation IP core

Three Major Inflection Points for Sourcing Bluetooth Intellectual Property

Synopsys is now shipping support for Bluetooth® 5.4, the latest specification from the Bluetooth SIG (Special Interest Group). The enhancements in Bluetooth 5.4 will open additional markets and use cases. This is one of the many inflection points in the Bluetooth Low Energy market that will be discussed in this paper.

Part 2: Opening the 5G Radio Interface

Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.

An Integrated, Tunable RF Filter: an Enabler for Reconfigurable Front-Ends

This paper presents the design and performance of a key RF circuit necessary for the realization of a reconfigurable, integrated RF front-end: a tunable frequency, selectable bandwidth, on-chip, “SAW replacement” filter. The on-die tunable filter presented here has a tunable center frequency up to 1 GHz, a selectable bandwidth up to 40 MHz, and an adjacent channel rejection down to 60 dB.

Design considerations for integrated CMOS receivers

To meet the demands for the multi-band, multi-mode wireless standards in the current market, a highly integrated wireless receiver (RX) is desired. CMOS technology has become the technology of choice for the integrated receiver design.

Silicon IP for Programmable Baseband Processing

An efficient IP reuse strategy relies on IP blocks with wide applicability. That makes generic blocks, such as programmable processors preferable. However, in many applications such as handheld wireless terminals, additional silicon area and power consumption compared to fixed function solutions can not be accepted.

Frequently asked questions about Modulation and Demodulation IP cores

What is Fixed-Point AWGN Channel?

Fixed-Point AWGN Channel is a Modulation Demodulation IP core from Creonic listed on Semi IP Hub.

How should engineers evaluate this Modulation Demodulation?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Modulation Demodulation IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP