Vendor: ElectraIC Category: Random Number Generator

DRBG IP Core

DRBG IP Cores perform deterministic random bit generation in compliance with the standards and guidelines defined in 'NIST SP 800…

Contact Provider Request Datasheet

Overview

DRBG IP Cores perform deterministic random bit generation in compliance with the standards and guidelines defined in 'NIST SP 800-90A'. This standard specifies methods for generating deterministic random bits suitable for cryptographic applications.

DRBG IP Core includes the CTR-DRBG mechanism, which uses an AES-128. VHDL is used as the Hardware Description Language of the IP Core. DRBG IP Cores support various operations, including instantiation with and without personalization strings, reseeding with and without additional input, and generating random bits with or without prediction resistance and with and without additional input. 

Key features

  • Compliant with NIST SP 800-90A.
  • supports the operations listed below:
    • instantiate with and without Personalization String         
    • reseed with and without Additional Input          
    • generate with and without Prediction Resistant and with and without Additional Input      
  • has fully stallable input and output interface.

Block Diagram

EIP-9009 block diagram

What’s Included?

  • Encrypted Netlist
  • Synthesis Scripts
  • Comprehensive Documentation
  • DRBG Validation System Testbenches in SystemVerilog

Specifications

Identity

Part Number
EIP-9009
Vendor
ElectraIC
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

ElectraIC
HQ: Turkey
ElectraIC provides electronic circuit design and verification services in the field of ASIC, FPGA and embedded systems. The team has the experience of working with global multinational companies. The company has been involved in and continues to take part in many projects, especially in Aerospace and Defense areas, as well as consumer electronics. Functional safety using DO-254, ISO 26262 and EN 50129 are speciality areas. ElectraIC delivers also trainings on ASIC, FPGA and embedded systems. Contributions ElectraIC can make to your organization:
  • Design IP Cores
  • Design & Verification Services: ASIC / FPGA and Embedded Systems’ development
  • Functional Safety Consultancy & Training Services
  • Trainings: Wide range of trainings with more than 150 different trainings
Contact ElectraIC

Learn more about Random Number Generator IP core

The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories

At the scale of the Vera Rubin platform, yield, calibration, and security failures compound across tens of thousands of devices. A single unified hardware anchor at the silicon level is not optional, it is architectural necessity. A physical unclonable function-based hardware root-of-trust, PUFrt, jointly developed by eMemory and PUFsecurity, was designed precisely for this role: a fully integrated implementation of the Caliptra 2.0 open standard that simultaneously manages cross-die memory repair and hardware root of trust across the full platform.

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

X100 - Securing the System - RISC-V AI at the Edge

For years, SiFive has been delivering a range of security capabilities that are optimized for deployment throughout the system, tightly coupled to products from its broad portfolio of processors. Building on the prior blogs that centered on performance and effective coupling of accelerators, I wanted to focus this blog on security and its role in the growing popularity of the SiFive Intelligence X100 product family.

Frequently asked questions about Random Number Generator IP cores

What is DRBG IP Core?

DRBG IP Core is a Random Number Generator IP core from ElectraIC listed on Semi IP Hub.

How should engineers evaluate this Random Number Generator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Random Number Generator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP