Vendor: Synopsys, Inc. Category: CPU

ARC Functional Safety Software

Today’s complex automotive applications require robust safety related hardware and software to meet the increasingly stringent au…

Overview

Today’s complex automotive applications require robust safety related hardware and software to meet the increasingly stringent automotive safety requirements defined by the ISO 26262 standard. This combination of safety mechanisms provides building blocks for the underlying safety infrastructure at the SoC level.

Many software components are required for customers to build their safety critical solutions. From a basic certified runtime library to a software test library necessary to achieve ASIL certification levels where redundant hardware is not present, to a set of components required to manage SoC level safety escalations, diagnostic error injection, test execution and fault detection time intervals (among other functions), Synopsys provides a comprehensive software offering.

The functional safety (FuSa) software components in conjunction with Synopsys’ ASIL certified MetaWare Development Tools for Safety and industry leading ARC® FS processors provide comprehensive ASIL compliant solutions which dramatically reduce customers’ risk and SoC certification effort.

The FuSa software portfolio supports of a number of software components:

  • Synopsys ARC Safety Management Library comprising test, fault, and watchdog manager units, example MCAL layer code and complex drivers to ease AUTOSAR integration
  • Synopsys ARC Software Test Library (STL) implements an external software safety mechanism for ASIL certification where redundant hardware is not present
  • Synopsys ARC FuSa C runtime library building blocks for safety-critical applications

Key features

Synopsys ARC Software Test Library (STL)

  • ASIL-D certified software that implements external software-based hardware safety mechanism provided for EM22FS, HS4xFS, EV7xFS, VPX5FS processors
  • Designed together with HW safety mechanisms to meet ASIL B requirements for non-lockstep cores with minimal extra HW and minimal SW overhead
  • Made according to state-of-the-art SPFM proving process built with Synopsys EDA tools and matching ISO26262:2018 criteria

Synopsys ARC FuSa C-runtime library

  • ASIL-D Certified subset of Standard C library suitable for safety critical applications including math.h functions, memory / string operations, character-handing operations, and ARC hardware-specific functions (interrupts, caches, timers, etc.)
  • Freestanding subset of Standard C Library implementation according to ISO 9899:1999 Clause 4
  • ARC-specific hardware abstraction layer

Synopsys ARC Safety Management Library

  • Test Management Unit
    • Plans and schedules test execution, and interacts with test providers to achieve full SoC test coverage
    • Manages fault injection
    • Works in boot and mission modes
  • Fault Management Unit
    • Collects, post-processes raw fault notifications from SoC components and converts into safety alarms
    • Maintains severity, hierarchy, and aggregation of safety alarms
    • Generates software visible safety alarms using callbacks or non-maskable interrupts
    • Asserts hardware fault notification or reset signals
  • Watchdog Management Unit
    • Handles internal watchdogs to control program execution flow
    • Handles external watchdog to guarantee system level fault detection time interval

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
arc-functional-safety-software
Vendor
Synopsys, Inc.
Type
Silicon IP

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is ARC Functional Safety Software?

ARC Functional Safety Software is a CPU IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP