Vendor: Lekha Wireless Solutions Pvt. Ltd. Category: Channel Coding

WCDMA Release 9 compliant Viterbi Decoder

The Lekha IP – 3GPP WCDMA Viterbi Decoder IP Core V1.0 addresses the implementation of the Viterbi Decoder defined as part of the…

Overview

The Lekha IP – 3GPP WCDMA Viterbi Decoder IP Core V1.0 addresses the implementation of the Viterbi Decoder defined as part of the Forward Error Correction block compliant to 3GPP TS 25.212 V 9.5.0

Key features

  • WCDMA Release 9 Compliant
  • Implements Viterbi decoder to address the convolution encoded bit stream as defined in Section 4.2.3.1 of the specification 3GPP TS 25.212 V 9.5.0 Release 9
  • Supports all block sizes i.e., K=40 – 504.
  • Constraint length of 9
  • Configurable Code rate of 1/2 and 1/3 with rate matching for other code rates supported
  • Easy interface definition
  • Easy support for rate matching and bit collection
  • Customization to AXI or Avalon bus interface supported.
  • Bit accurate simulation models available for RTL test vector generation.

Block Diagram

Benefits

  • Easily portable across various FPGA families from different vendors
  • Customization support available
  • Optimized for performance and area

Applications

  • W CDMA Forward error correction block

What’s Included?

  • Licensable in Netlist or Verilog or VHDL source format
  • Target technology – Xilinx, Altera, Lattice devices
  • Test bench
  • C, VHDL, Verilog simulation models available
  • Detailed technical documentation

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
3GPP WCDMA Viterbi Decoder
Vendor
Lekha Wireless Solutions Pvt. Ltd.

Provider

Lekha Wireless Solutions Pvt. Ltd.
HQ: Karnataka, India
Lekha is a Technology solutions company providing end-to-end solutions in the areas of Wireless communications and Embedded Systems. Our focus areas are Wireless Communications, FPGA design, Hardware Board Design, and Embedded software development. In these focus areas, we offer Product design services, System integration and customization services. There is a strong and growing IP portfolio that can be licensed to accelerate product development cycles. With a strong engineering talent pool, we are also well positioned to serve our customers to succeed in deploying products and solutions that are rich in features and competitive in pricing. We are flexible with our business models and uncompromising about the high standards of delivery. We are rightly equipped to handle turnkey product solutions, customization efforts, or ODC needs of our customers.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is WCDMA Release 9 compliant Viterbi Decoder?

WCDMA Release 9 compliant Viterbi Decoder is a Channel Coding IP core from Lekha Wireless Solutions Pvt. Ltd. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP