NFC Synthesizable Transactor
NFC Synthesizable Transactor provides a smart way to verify the NFC component of a SOC or a ASIC in Emulator or FPGA platform.
Overview
NFC Synthesizable Transactor provides a smart way to verify the NFC component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's NFC (ISO/IEC18092/14443/15693/ECMA340/NFC FORUM) Synthesizable Transactor is fullycompliant with standard NFC Specification and provides the following features.
Key features
- Compliant with NFC Specification ISO/IEC 18092, ISO/IEC 14443, ISO/IEC 15693 and ECMA 340 standards
- Complete NFC PCD/PICC functionality
- Supports Half Duplex of operations
- Supports all the four data rates
- 106 kbps
- 212 kbps
- 424 kbps
- 848 kbps
- Supports two different kinds of communication modes
- Active communication mode
- Passive communication mode
- Supports both Type A and Type B
- Supports the Multi Activation feature, which allows the Initiator to hold several Targets active simultaneously
- Supports the chaining feature, which allows the Initiator or Target to transmit information that does not fit in a single block, by dividing the information into several blocks
- Supports configurable timing functions
- Guard time
- Frame delay time
- Frame waiting time
- Waiting Time extension
- Supports the following types of error insertion and detection
- Sync error
- DID error
- Length error
- Acknowledgement error
- Invalid command error
- CRC error
- Parity error
- Supports re-transmission of corrupted messages
- Supports to change the parameters(Transfer speed and Frame length) of PCD and PICC after the activation
- Supports glitch insertion and detection
- Supports bus accurate timing and timing checks
Block Diagram
Benefits
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
What’s Included?
- Synthesizable transactors
- Complete regression suite containing all the NFC testcases
- Examples showing how to connect and usage of Synthesiable VIP
- Detailed documentation of all DPI, class, task and functions used in verification env
- Documentation also contains User's Guide and Release notes
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about NFC IP core
BLE Supercharges Electronic Shelf Labels for Retail
Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Paving the way for the next generation audio codec for TRUE Wireless Stereo (TWS) applications - PART 4 : Achieving the ultimate audio experience
Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 3 : Optimizing latency key factor
Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
Frequently asked questions about NFC IP cores
What is NFC Synthesizable Transactor?
NFC Synthesizable Transactor is a NFC IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this NFC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NFC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.