ITU-Ghn LDPC Encoder / Decoder
TC4400 is a LDPC decoder core that is fully compliant with ITU G.hn (wireline home networking) specifications.
Overview
TC4400 is a LDPC decoder core that is fully compliant with ITU G.hn (wireline home networking) specifications. It support a decoded throughput up to 1 Gbits/s on high end process nodes. The core is available for ASIC and FPGA devices.
An optional support of the HomeplugAV specifications is provided using a versatile turbo/LDPC architecture (see TC4410)
Key features
- bit-LLR input interface
- repetition handling (buffer and interfacing)
- decoded bitrate up to 1 Gbps (Ghn mode) and 600 Mbps (HomeplugAV mode)
- iteration stopping feature
- block size : 168 to 4320 payload bits
- code rates covered: 1/2, 2/3, 3/4, 5/6, 16/18, 20/21
- optional Homeplug-AV turbo decoder
- Frame-by-frame programmability of code rate and size
- ASIC delivery : Verilog or VHDL RTL code.
- Single FPGA Core (no external memory required), available on all popular Xilinx, Altera and Lattice devices
Applications
- ITU-Ghn
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Channel Coding IP core
Altera purchases optical network IP vendor Avalon Microelectronics
FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
Satellite modems structure Internet access
Audio Transport in DisplayPort VIP
Extending the SoC Architecture of 3G terminal to Multimedia Applications
Frequently asked questions about Channel Coding IP cores
What is ITU-Ghn LDPC Encoder / Decoder?
ITU-Ghn LDPC Encoder / Decoder is a Channel Coding IP core from TurboConcept listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.