Vendor: IPrium LLC Category: Channel Coding

100 Gbit/s Polar Encoder and Decoder with soft-decision LLR input

The IPrium-100-Gbps-Polar-Encoder-Decoder IP Core implements Successive Cancellation Polar forward error correction algorithm wit…

Contact Provider Request Datasheet

Overview

The IPrium-100-Gbps-Polar-Encoder-Decoder IP Core implements Successive Cancellation Polar forward error correction algorithm with fully-parallel and unrolled architecture.

Key features

  • Fully synchronous design, using single clock
  • Fully synthesizable drop-in module for FPGAs
  • Optimized for high performance and low resources
  • Low implementation loss
  • Fully verified and real-time tested on a FPGA based development platform
  • Considerations for easy ASIC integration
  • Validated on IPrium Evaluation Boards

Applications

  • 5G communication systems
  • Optical links
  • Wireless modems
  • Systems with the need of high-throughput FEC Codes

What’s Included?

  • VQM/NGC/EDIF netlists for Intel (Altera) Quartus Prime, Xilinx Vivado/ISE, Lattice Diamond or Microsemi (Actel) Libero SoC
  • IP Core testbench scripts
  • Design examples for Intel (Altera), Xilinx, Lattice, and Microsemi (Actel) evaluation boards
  • Free 1 year warranty and support period

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
IPrium-100-Gbps-Polar-Encoder-Decoder
Vendor
IPrium LLC

Provider

IPrium LLC
HQ: Italy
IPrium Modem IP Cores allow designers of communication equipment to rapidly develop and verify their systems in a highly cost-effective manner. IPrium offers FPGA IP Cores for high-quality wireless and wireline modems.
Contact IPrium LLC

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 100 Gbit/s Polar Encoder and Decoder with soft-decision LLR input?

100 Gbit/s Polar Encoder and Decoder with soft-decision LLR input is a Channel Coding IP core from IPrium LLC listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP