Processor Memory Aliasing
Overview
CoreRemap is an APB slave that is a small control block with a singlebit register that is intended for use in control aliasing of memory resources at the bottom of the processor address space. Typically the nonvolatile Flash is located at slot 0 at the bottom of the memory map by default, but the SRAM may be made to appear at the base of the address space by setting Remap high (in which case slot 0 is addressable as slot 1). The Remap Default input determines the value of the Remap output following a reset.
Key Features
- Facilitates remapping of Slot0 and Slot1 to facilitate processor boot
- Flexible – Software Programmable or Set Externally
- Ideal for Debugging a Flash-Based Subsystem
- Very small size - uses only 15 tiles
- Can be auto-stitched in CoreConsole
- Fully compatible with Cortex-M1 and CoreMP7
Technical Specifications
Related IPs
- DES Encryption and Decryption Processor
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Embedded Configuration and Test Processor
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- 16/32/64-bit Application Adaptive Processor